- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄365551 > SI5366-B-GQ (SILICON LABORATORIES) PRECISION CLOCK MULTIPLIER/JITTER ATTENUATOR PDF資料下載
參數(shù)資料
| 型號： | SI5366-B-GQ |
| 廠商： | SILICON LABORATORIES |
| 元件分類： | 數(shù)字傳輸電路 |
| 英文描述： | PRECISION CLOCK MULTIPLIER/JITTER ATTENUATOR |
| 中文描述： | ATM/SONET/SDH SUPPORT CIRCUIT, PQFP100 |
| 封裝： | 14 X 14 MM, ROHS COMPLIANT, MS-026AED-HD, TQFP-100 |
| 文件頁數(shù)： | 1/20頁 |
| 文件大?。?/td> | 759K |
| 代理商： | SI5366-B-GQ |
Preliminary Rev. 0.2 3/07
This information applies to a product under development. Its characteristics and specifications are subject to change without notice.
Copyright 2007 by Silicon Laboratories
Si5366
Si5366
P
RECISION
C
LOCK
M
ULTIPLIER
/J
ITTER
A
TTENUATOR
Description
The Si5366 is a jitter-attenuating precision clock
multiplier for high-speed communication systems,
including SONET OC-48/OC-192, Ethernet, and Fibre
Channel. The Si5366 accepts four clock inputs ranging
from 8 kHz to 707 MHz and generates five frequency-
multiplied clock outputs ranging from 8 kHz to
1050 MHz. The input clock frequency and clock
multiplication ratio are selectable from a table of
popular SONET, Ethernet, and Fibre Channel rates.
The Si5366 is based on Silicon Laboratories' 3rd-
generation DSPLL
technology, which provides any-
rate frequency synthesis and jitter attenuation in a
highly integrated PLL solution that eliminates the need
for external VCXO and loop filter components. The
DSPLL loop bandwidth is digitally programmable,
providing jitter performance optimization at the
application level. Operating from a single 1.8 or 2.5 V
supply, the Si5366 is ideal for providing clock
multiplication and jitter attenuation in high performance
timing applications.
Applications
SONET/SDH OC-48/OC-192 line cards
GbE/10GbE, 1/2/4/8/10GFC line cards
ITU G.709 line cards
Optical modules
Test and measurement
Features
Selectable output frequencies ranging from 8 kHz to
1050 MHz
Ultra-low jitter clock outputs w/jitter generation as
low as 0.3 ps rms (50 kHz–80 MHz)
Integrated loop filter with selectable loop bandwidth
(60 Hz to 8.4 kHz)
Meets OC-192 GR-253-CORE jitter specifications
Four clock inputs w/manual or automatically
controlled hitless switching
Five clock outputs with selectable signal format
(LVPECL, LVDS, CML, CMOS)
SONET frame sync switching and regeneration
Support for ITU G.709 FEC ratios (255/238,
255/237, 255/236)
LOL, LOS, FOS alarm outputs
Pin-controlled output phase adjust
Pin-programmable settings
On-chip voltage regulator for 1.8 or 2.5 V ±10%
operation
Small size: 14 x 14 mm 100-pin TQFP
Pb-free, RoHS compliant
P
RELIMINARY
D
ATA
S
HEET
Latency Control
Manual/Auto Switch
Xtal or Refclock
CKOUT2
CKIN1
CKOUT1
CKIN2
Control
Clock Select
CKIN3
CKIN4
CKOUT4
÷
CKOUT5 (FS_OUT)
Input Clock3
Input Clock4
Output Clock2
÷ NFS
VDD (1.8 or 2.5 V)
GND
DSPLL
CKOUT3
÷
Resonator/Rate Select
LOL/LOS/FOS Alarms
Input Clock Configuration
Frequency Select
Bandwidth Select
FSYNC Align
Divider Select
相關PDF資料 |
PDF描述 |
|---|---|
| SI5367C-B-GQ | レP-PROGRAMMABLE PRECISION CLOCK MULTIPLIER |
| SI5367 | レP-PROGRAMMABLE PRECISION CLOCK MULTIPLIER |
| SI5367A-B-GQ | レP-PROGRAMMABLE PRECISION CLOCK MULTIPLIER |
| SI5367B-B-GQ | レP-PROGRAMMABLE PRECISION CLOCK MULTIPLIER |
| SI5368 | ANY-RATE PRECISION CLOCK MULTIPLIER/JITTER ATTENUATOR |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| SI5366-B-GQR | 制造商:Silicon Laboratories Inc 功能描述: |
| Si5366-C-GQ | 功能描述:鎖相環(huán) - PLL PIN-PROGRAM CLK MULT /JITTER ATTEN 5 OUT RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
| SI5366-C-GQR | 功能描述:時鐘合成器/抖動清除器 Pin-Progrm Precision Clk Xplier 4In/5Out RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
| SI5366-EVB | 制造商:Silicon Laboratories Inc 功能描述: |
| SI5367 | 制造商:SILABS 制造商全稱:SILABS 功能描述:レP-PROGRAMMABLE PRECISION CLOCK MULTIPLIER |
發(fā)布緊急采購，3分鐘左右您將得到回復。