參數(shù)資料
型號： SI5316-C-GM
廠商： Silicon Laboratories Inc
文件頁數(shù)： 10/26頁
文件大?。?/td> 0K
描述： IC PREC JITTER ATTENUATOR 36-QFN
標(biāo)準(zhǔn)包裝： 490
系列： DSPLL®
類型： 時鐘振動衰減器
PLL： 帶旁路
輸入： 時鐘
輸出： CML，CMOS，LVDS，LVPECL
電路數(shù)： 1
比率 - 輸入:輸出： 2:1
差分 - 輸入:輸出： 是/是
頻率 - 最大： 710MHz
除法器/乘法器： 是/無
電源電壓： 1.71 V ~ 3.63 V
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 36-VFQFN 裸露焊盤
供應(yīng)商設(shè)備封裝： 36-QFN（6x6）
包裝： 托盤
Si5316
18
Rev. 1.0
21
CS
I
LVCMOS
Input Clock Select.
This pin functions as the input clock selector. This input is internally
deglitched to prevent inadvertent clock switching during changes in
the CKSEL input state.
0 = Select CKIN1
1 = Select CKIN2
Must be driven high or low.
23
22
BWSEL1
BWSEL0
I
3-Level*
Bandwidth Select.
Three level inputs that select the DSPLL closed loop bandwidth.
Detailed operations and timing characteristics for these pins may be
found in the Any-Frequency Precision Clock Family Reference Man-
ual.
These pins are both pull-ups and pull-downs and default to M.
Some designs may require an external resistor voltage divider when
driven by an active device that will tri-state.
25
24
FRQSEL
1
FRQSEL
0
I
3-Level*
Frequency Select.
Sets the output frequency of the device. When the frequency of
CKIN1 is not equal to CKIN2, the lower frequency input clock must
be equal to the output clock frequency. These pins have both weak
pull-ups and weak pull-downs and default to M. For the pin settings,
Some designs may require an external resistor voltage divider when
driven by an active device that will tri-state.
26
CK1DIV
I
3-Level*
Input Clock 1 Pre-Divider Select.
Pre-divider on CKIN1. Used with CK2DIV to divide input clock
frequencies to a common value.
L = CKIN1 input divider set to 1.
M = CKIN1 input divider set to 4.
H = CKIN1 input divider set to 32.
This pin has a weak pull-up and weak pull-down and defaults to M.
Some designs may require an external resistor voltage divider when
driven by an active device that will tri-state.
27
CK2DIV
I
3-Level*
Input Clock 2 Pre-Divider Select.
Pre-divider on CKIN2. Used with CK1DIV to divide input clock
frequencies to a common value.
L = CKIN2 input divider set to 1.
M = CKIN2 input divider set to 4.
H = CKIN2 input divider set to 32.
This pin has a weak pull-up and weak pull-down and defaults to M.
Some designs may require an external resistor voltage divider when
driven by an active device that will tri-state.
Table 8. Si5316 Pin Descriptions (Continued)
Pin #
Pin Name
I/O
Signal Level
Description
*Note: Denotes 3-Level input pin with states designated as L (ground), M (VDD/2), and H (VDD).
相關(guān)PDF資料
PDF描述
AD7839ASZ IC DAC 13BIT OCTAL V-OUT 44-MQFP
AD5360BSTZ IC DAC 16BIT 16CH SERIAL 52-LQFP
AD5764BSUZ IC DAC 16BIT QUAD VOUT 32-TQFP
VE-J53-MZ-F4 CONVERTER MOD DC/DC 24V 25W
AD7568BSZ IC DAC 12BIT OCTAL LC2MOS 44MQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SI5316-C-GMR 功能描述:時鐘發(fā)生器及支持產(chǎn)品 Pin-Ctrl Precision Jitt Attn 2In/1Out RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56
Si5316-EVB 功能描述:時鐘和定時器開發(fā)工具 Si5316 EVALUATION BOARD RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Modules 類型:Clock Conditioners 工具用于評估:LMK04100B 頻率:122.8 MHz 工作電源電壓:3.3 V
SI5317 制造商:SILABS 制造商全稱:SILABS 功能描述:Pin-Controlled 1_710 MHz Jitter Cleaning Clock
Si5317A-C-GM 功能描述:標(biāo)準(zhǔn)時鐘振蕩器 Pin-Program. Jitter Cleaning Clock RoHS:否 制造商:AVX 產(chǎn)品:Standard Clock Oscillators 封裝 / 箱體:7 mm x 5 mm 頻率:75 MHz 頻率穩(wěn)定性:50 PPM 電源電壓:2.5 V 負(fù)載電容: 端接類型:SMD/SMT 最小工作溫度:0 C 最大工作溫度:+ 70 C 輸出格式:LVDS 尺寸: 封裝:Reel 系列:
SI5317A-C-GMR 功能描述:時鐘合成器/抖動清除器 Pin-Program Jitter Clean Clk 1In/2Out RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*