參數(shù)資料
型號: SI5110-G-BC
廠商: Silicon Laboratories Inc
文件頁數(shù): 20/36頁
文件大?。?/td> 0K
描述: IC TXRX SERIAL/DESERIAL 99BGA
標準包裝: 176
系列: SiPHY™
類型: 收發(fā)器
驅(qū)動器/接收器數(shù): 1/1
規(guī)程: SONET/SDH
電源電壓: 1.71 V ~ 1.89 V
安裝類型: 表面貼裝
封裝/外殼: 99-BCBGA
供應(yīng)商設(shè)備封裝: 99-CBGA(11x11)
包裝: 托盤
其它名稱: 336-1181
Si5110
Rev. 1.5
27
F3
REFRATE
I
LVTTL
Reference Clock Rate Select.
The REFRATE input sets the frequency for the
REFCLK input. When REFRATE is set high, the
REFCLK frequency is 1/16th the serial data rate
(nominally 155 MHz). When REFRATE is set low, the
REFCLK frequency is 1/32nd the serial data rate
(nominally 78 MHz).
The REFRATE input has no effect when the REFSEL
input is set low.
Note: This input has an internal pullup.
J7
REFSEL
I
LVTTL
Reference Clock Selection.
This input selects the reference clock source to be
used by the Si5110 transmitter and receiver. The ref-
erence clock sets the operating frequency of the
Si5110 transmit CMU, which is used to generate the
high-speed transmit clock TXCLKOUT. The reference
clock is also used by the Si5110 receiver CDR to cen-
ter the PLL during lock acquisition, and as a reference
for determination of the receiver lock status.
When REFSEL = 0, the low-speed data input clock,
TXCLK4IN, is used as the reference clock. When
REFSEL = 1, the reference clock provided on
REFCLK is used.
Note: This input has an internal pullup.
E3
RESET
I
LVTTL
Device Reset.
Forcing this input low for at least 1
s causes a device
reset. For normal operation, this pin should be held
high.
Note: This input has an internal pullup.
A6, B6, C5,
G3, J3–4,
K2
RSVD_GND
Reserved Tie To Ground.
Must be connected directly to GND for proper
operation.
B5
RXAMPMON
O
Analog
Receiver Amplitude Monitor.
The RXAMPMON output provides an analog output
signal
that
is
proportional
to
the
input
signal
amplitude.
See
for
the
relationship
between RXAMPON and RXDIN. This signal is active
when SLICEMODE is asserted.
B8
B7
RXCLK1+,
RXCLK1–
OLVDS
Differential Receiver Clock Output 1.
The clock recovered from the signal present on
RXDIN is divided down to the parallel output word rate
and output on RXCLK1. In the absence of data, a sta-
ble clock on RXCLK1 can be maintained by asserting
LTR.
Pin
Number(s)
Name
I/O
Signal Level
Description
相關(guān)PDF資料
PDF描述
SI9200EY IC PROCESSOR NTWRK SOC 8SOIC
SI9241AEY IC SINGLE-ENDED BUS TXRX 8SOIC
SI9243AEY IC SINGLE-ENDED BUS TXRX 8SOIC
SIP5678CS-TR-E3 IC SCSI 15-LINE TERM SQFP
SL2MOS5101EV,118 IC I-CODE SLI PLLMC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
Si5110-H-BL 功能描述:電信線路管理 IC OC-48 STM-16 SONET SDH Trnscvr 1:16 RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray
Si5110-H-GL 功能描述:電信線路管理 IC OC-48 STM-16 SONET SDH Trnscvr 1:16 RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray
SI5110-H-XL4 制造商:Silicon Laboratories Inc 功能描述:OC-48 TRANSCEIVER, LIA, CDR, 4:1 MUX, 1:4 DEMUX - Rail/Tube
SI5110-H-ZL3 制造商:Silicon Laboratories Inc 功能描述:OC-48 TRANSCEIVER, LIA, CDR, 4:1 MUX, 1:4 DEMUX - Rail/Tube
SI511BBA200M000BAGR 制造商:Silicon Laboratories Inc 功能描述:SLLSI511BBA200M000BAGR OSC (200MHZ)