- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄2016 > SI5018-B-GM (Silicon Laboratories Inc)IC CLOCK/DATA RECOVERY 20-QFN PDF資料下載
參數(shù)資料
| 型號(hào)： | SI5018-B-GM |
| 廠商： | Silicon Laboratories Inc |
| 文件頁(yè)數(shù)： | 3/22頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC CLOCK/DATA RECOVERY 20-QFN |
| 標(biāo)準(zhǔn)包裝： | 75 |
| 系列： | SiPHY™, DSPLL® |
| 類(lèi)型： | 時(shí)鐘和數(shù)據(jù)恢復(fù)（CDR） |
| PLL： | 是 |
| 主要目的： | SONET/SDH，ATM 應(yīng)用 |
| 輸入： | 時(shí)鐘 |
| 輸出： | CML |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 1:2 |
| 差分 - 輸入:輸出： | 是/是 |
| 頻率 - 最大： | 2.7GHz |
| 電源電壓： | 2.375 V ~ 2.625 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類(lèi)型： | 表面貼裝 |
| 封裝/外殼： | 20-VFQFN 裸露焊盤(pán) |
| 供應(yīng)商設(shè)備封裝： | 20-QFN（4x4） |
| 包裝： | 管件 |
第1頁(yè)第2頁(yè)當(dāng)前第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)
Si5018
Rev. 1.3
11
low noise and stability of the DSPLL, under the
condition where data is removed from the inputs, there
is the possibility that the PLL will not drift enough to
render an out-of-lock condition.
If REFCLK is removed, the LOL output alarm is always
asserted when it has been determined that no activity
exists on REFCLK, indicating the frequency lock status
of the PLL is unknown.
Note: LOL is not asserted during PWRDN/CAL.
4.6. PLL Performance
The PLL implementation used in the Si5018 is fully
compliant with the jitter specifications proposed for
SONET/SDH equipment by Bellcore GR-253-CORE,
Issue 2, December 1995 and ITU-T G.958.
4.6.1. Jitter Tolerance
The Si5018’s tolerance to input jitter exceeds that of the
Bellcore/ITU mask shown in Figure 4. This mask
defines the level of peak-to-peak sinusoid jitter that
must be tolerated when applied to the differential data
input of the device.
4.6.2. Jitter Transfer
The Si5018 is fully compliant with the relevant Bellcore/
ITU specifications related to SONET/SDH jitter transfer.
Jitter transfer is defined as the ratio of output signal jitter
to input signal jitter as a function of jitter frequency (see
Figure 5). These measurements are made with an input
test signal that is degraded with sinusoidal jitter whose
magnitude is defined by the mask in Figure 4.
4.6.3. Jitter Generation
The Si5018 exceeds all relevant specifications for jitter
generation proposed for SONET/SDH equipment. The
jitter generation specification defines the amount of jitter
that may be present on the recovered clock and data
outputs when a jitter free input signal is provided. The
Si5018 generates less than 3.0 mUIrms of jitter when
presented with jitter free input data.
Figure 4. Jitter Tolerance Specification
Figure 5. Jitter Transfer Specification
4.7. Powerdown
The Si5018 provides a powerdown pin, PWRDN/CAL,
that disables the output drivers (DOUT, CLKOUT).
When the PWRDN/CAL pin is driven high, the positive
and negative terminals of CLKOUT and DOUT are each
tied to VDD through 100
on-chip resistors. This
feature is useful in reducing power consumption in
applications that employ redundant serial channels.
When PWRDN/CAL is released (set to low) the digital
logic resets to a known initial condition, recalibrates the
DSPLL, and will begin to lock to the data stream.
4.8. Device Grounding
The Si5018 uses the GND pad on the bottom of the 20-
f0
f1
f2
f3
ft
Frequency
0.15
1.5
15
Sinusoidal
Input
Jitter (UI
PP)
20 dB/Decade Slope
SONET
Data Rate
F0
(Hz)
F1
(Hz)
F2
(Hz)
F3
(kHz)
Ft
(kHz)
OC- 48
10
600
6000
100
1000
Fc
Frequenc y
Jitter
Trans f er
0.1 dB
A c c eptable
Range
20 dB / Dec ade
Slope
SONET
Da ta Ra te
OC- 48
Fc
(kHz )
2000
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SI5020-B-GM | IC CLK DATA REC SONET/SDH 20-QFN |
| SI5023-D-GM | IC CLOCK/DATA RECVRY W/AMP 28MLP |
| SI52142-A01AGM | IC CLK GENERATOR 200MHZ 24QFN |
| SI52143-A01AGM | IC CLK GEN QUAD PCIE 24QFN |
| SI52144-A01AGM | IC CLK GENERATOR 100MHZ 24QFN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SI5018-B-GMR | 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 OC-48/STM-16 CDR w/FEC RoHS:否 制造商:Silicon Labs 類(lèi)型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
| SI5018-BM | 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 SONET/SDH 2.7 Gbps OC-48 STM-16 2.5V RoHS:否 制造商:Silicon Labs 類(lèi)型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
| SI5018-BMR | 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 SONET/SDH 2.7 Gbps OC-48 STM-16 2.5V RoHS:否 制造商:Silicon Labs 類(lèi)型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
| SI5018-EVB | 功能描述:時(shí)鐘和定時(shí)器開(kāi)發(fā)工具 SONET/SDH 2.7 Gbps OC-48 STM-16 2.5V RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Modules 類(lèi)型:Clock Conditioners 工具用于評(píng)估:LMK04100B 頻率:122.8 MHz 工作電源電壓:3.3 V |
| SI-50190-F | 制造商:Bel Fuse 功能描述:- Trays |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。