an off-chip current buf" />
參數(shù)資料
型號： SI3216MPPTX-EVB
廠商： Silicon Laboratories Inc
文件頁數(shù)： 64/122頁
文件大?。?/td> 0K
描述： BOARD EVAL W/DISCRETE INTERFACE
標(biāo)準(zhǔn)包裝： 1
Si3216
46
Rev. 1.0
Not
Recommended
fo
r N
ew
D
esi
gn
s
subscriber loop via the ITIPP and IRINGP pins through
an off-chip current buffer (IBUF), which is implemented
using transistors Q1 and Q2 (see Figure on page 22).
Gm is referenced to an off-chip resistor (R15).
The ProSLIC also provides a means of compensating
for degraded subscriber loop conditions involving
excessive line capacitance (leakage). The CLC[1:0] bits
of direct Register 10 increase the ac signal magnitude
to compensate for the additional loss at the high end of
the audio frequency range. The default setting of
CLC[2:0] assumes no line capacitance.
When 600 + 1 F or 900 + 2.16 F impedances are
selected, an internal reference resistor is removed from
the impedance synthesis circuit to accommodate an
external resistor, RZREF, inserted into the application
circuit as shown in Figure 25.
Figure 25. RZREF External Resistor Placement
2.7. Clock Generation
The ProSLIC generates the necessary internal clock
frequencies from the PCLK input. PCLK must be
synchronous to the 8 kHz FSYNC clock and run at one
of the following rates: 256kHz, 512kHz, 768kHz,
1.024 MHz, 1.536 MHz, 2.048 MHz, 4.096 MHz, or
8.192 MHz. The ratio of the PCLK rate to the FSYNC
rate is determined via a counter clocked by PCLK. The
three-bit ratio information is automatically transferred
into an internal register, PLL_MULT, following a reset of
the ProSLIC. The internal PLL_MULT register is used to
control the internal PLL, which multiplies PCLK as
needed to generate the 16.384 MHz rate needed to run
the internal filters and other circuitry.
The PLL clock synthesizer settles very quickly following
powerup. However, the settling time depends on the
PCLK frequency and it can be approximately predicted
by the following equation:
2.8. Interrupt Logic
The ProSLIC is capable of generating interrupts for the
following events:
Loop current/ring ground detected
Ring trip detected
Power alarm
Active timer 1 expired
Inactive timer 1 expired
Active timer 2 expired
Inactive timer 2 expired
Ringing active timer expired
Ringing inactive timer expired
Indirect register access complete
The interface to the interrupt logic consists of six
registers. Three interrupt status registers contain 1 bit
for each of the above interrupt functions. These bits are
set when an interrupt is pending for the associated
resource. Three interrupt enable registers also contain 1
bit for each interrupt function. In the case of the interrupt
enable registers, the bits are active high. Refer to the
appropriate
functional
description
section
for
operational details of the interrupt functions.
When a resource reaches an interrupt condition, it
signals an interrupt to the interrupt control block. The
interrupt control block then sets the associated bit in the
interrupt status register if the enable bit for that interrupt
is set. The INT pin is an open-drain output and a NOR
of the bits of the interrupt status registers. Therefore, if a
bit in the interrupt status registers is asserted, IRQ
asserts low. Upon receiving the interrupt, the interrupt
handler should read interrupt status registers to
determine which resource is requesting service. To
clear a pending interrupt, write the desired bit in the
appropriate interrupt status register to 1. Writing a 0 has
no effect. This provides a mechanism for clearing
individual
bits
when
multiple
interrupts
occur
simultaneously. While the interrupt status registers are
non-zero, the INT pin will remain asserted.
2.9. Serial Peripheral Interface
The control interface to the ProSLIC is a 4-wire interface
modeled after commonly-available microcontroller and
serial peripheral devices. The interface consists of a
clock (SCLK), chip select (CS), serial data input (SDI),
and serial data output (SDO). Data is transferred a byte
at a time with each register access consisting of a pair
of byte transfers. Figures 26 and 27 illustrate read and
write operation in the SPI bus.
The first byte of the pair is the command/address byte.
The MSB of this byte indicates a register read when 1
and a register write when 0. The remaining seven bits of
to TIP
to RING
Si3216
STIPAC
SRINGAC
R
ZREF
C3
C4
R8
R9
For 600 + 1
F, R
ZREF = 12 k and C3, C4 = 100 nF
For 900 + 2.16
F, R
ZREF = 18 k and C3, C4 = 220 nF
T
SETTLE
64
F
PCLK
-----------------
=
相關(guān)PDF資料
PDF描述
1838254-2 CONN FMALE M12 3POS R/A 3M CABLE
MCP130-450FI/TO IC SUPERV 5K PULL-UP LOW TO-92
AFK107M35X16T-F CAP ALUM 100UF 35V 20% SMD
ASC05DRTF-S13 CONN EDGECARD 10POS .100 EXTEND
AMC05DRTF-S13 CONN EDGECARD 10POS .100 EXTEND
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SI3216PPQ1-EVB 功能描述:音頻 IC 開發(fā)工具 Si3216 QFN Eval Board RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類型:Audio Amplifiers 工具用于評估:TAS5614L 工作電源電壓:12 V to 38 V
SI3216PPQX-EVB 功能描述:音頻 IC 開發(fā)工具 Si3216 QFN Eval Board RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類型:Audio Amplifiers 工具用于評估:TAS5614L 工作電源電壓:12 V to 38 V
SI32170-B-FM1 制造商:Silicon Laboratories Inc 功能描述:IC PROSLIC FXS 1CH -136V 42LGA
SI32170-B-FM1R 制造商:Silicon Laboratories Inc 功能描述:FXS WITH DC-DC CONTROLLER (-136V MAX. BATTERY), DTMF DETECTI - Tape and Reel 制造商:Silicon Laboratories Inc 功能描述:IC PROSLIC FXS 1CH -136V 42LGA
SI32170-C-FM1 制造商:Silicon Laboratories Inc 功能描述:FXS WITH DC-DC CONTROLLER (-14 制造商:Silicon Laboratories Inc 功能描述:IC PROSLIC PCM/SPI -140V 42LGA
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*