- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄16210 > SI3216DCQX-EVB (Silicon Laboratories Inc)DAUGHTER CARD W/DISCRETE INTRFC PDF資料下載
參數(shù)資料
| 型號(hào)： | SI3216DCQX-EVB |
| 廠商： | Silicon Laboratories Inc |
| 文件頁(yè)數(shù)： | 50/122頁(yè) |
| 文件大小： | 0K |
| 描述： | DAUGHTER CARD W/DISCRETE INTRFC |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | ProSLIC® |
| 主要目的： | 接口，模擬前端（AFE） |
| 已用 IC / 零件： | Si3216 |
| 已供物品： | 板，CD |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)當(dāng)前第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)
Si3216
Rev. 1.0
33
Not
Recommended
fo
r N
ew
D
esi
gn
s
2.1.9. Linefeed Calibration
An internal calibration algorithm corrects for internal and
external component errors. The calibration is initiated by
setting the CAL bit in direct Register 96. Upon
completion
of
the
calibration
cycle,
this
bit
is
automatically reset.
It is recommended that a calibration be executed
following system powerup. Upon release of the chip
reset, the ProSLIC is in the Open state. After powering
up the dc-dc converter and allowing it to settle for time
(TSETTLE) the calibration can be initiated. Additional
calibrations may be performed, but only one calibration
should be necessary as long as the system remains
powered up.
During calibration, VBAT, VTIP, and VRING voltages are
controlled by the calibration engine to provide the
correct external voltage conditions for the algorithm.
Calibration should be performed in the On-Hook state.
RING or TIP must not be connected to ground during
the calibration.
When using the Si3201, automatic calibration routines
for RING gain mismatch and TIP gain mismatch should
not be performed. Instead of running these two
calibrations automatically, consult “AN35: Si321x User’s
Quick Reference Guide”, and follow the instructions for
manual calibration.
2.2. Battery Voltage Generation and
Switching
The ProSLIC integrates a dc-dc converter controller that
dynamically regulates a single output voltage. This
mode eliminates the need to supply large external
battery voltages. Instead, it converts a single positive
input voltage into the real-time battery voltage needed
for any given state according to programmed linefeed
parameters.
2.2.1. DC-DC Converter General Description
The dc-dc converter dynamically generates the large
negative voltages required to operate the linefeed
interface. The ProSLIC acts as the controller for a buck-
boost dc-dc converter that converts a positive dc
voltage into the desired negative battery voltage. In
addition to eliminating external power supplies, this
allows the ProSLIC to dynamically control the battery
voltage to the minimum required for any given mode of
operation.
Two different dc-dc circuit options are offered: a BJT/
inductor version and a MOSFET/transformer version.
Due to the differences on the driving circuits, there are
two different versions of the ProSLIC. The Si321x
supports the BJT/inductor circuit option, and the
Si321xM version supports the MOSFET solution. The
only difference between the two versions is the polarity
of the DCFF pin with respect to the DCDRV pin. For the
Si321x, DCDRV and DCFF are opposite polarity. For
the Si321xM, DCDRV and DCFF are the same polarity.
Table 26 summarizes these differences.
Extensive design guidance on each of these circuits can
be obtained from “AN45: Design Guide for the Si3210
DC-DC Converter” and from an interactive dc-dc
converter design spreadsheet. Both of these documents
are available on the Silicon Laboratories website
(www.silabs.com).
2.2.2. BJT/Inductor Circuit Option Using Si321x
The BJT/Inductor circuit option, as defined in Figure 13
on page 23, offers a flexible, low-cost solution.
Depending on selected L1 inductance value and the
switching frequency, the input voltage (VDC) can range
from 5 V to 30 V. By nature of a dc-dc converter’s
operation, peak and average input currents can become
large with small input voltages. Consider this when
selecting the appropriate input voltage and power rating
for the VDC power supply.
For this solution, a PNP power BJT (Q7) switches the
current flow through low ESR inductor L1. The Si3216
uses the DCDRV and DCFF pins to switch Q7 on and
off. DCDRV controls Q7 through NPN BJT Q8. DCFF is
ac-coupled to Q7 through capacitor C10 to assist R16 in
turning off Q7. Therefore, DCFF must have opposite
polarity to DCDRV, and the Si321x (not Si321xM) must
be used.
2.2.3. MOSFET/Transformer Circuit Option Using
Si321xM
The MOSFET/transformer circuit option, as defined in
Figure 14 on page 24, offers higher power efficiencies
across a larger input voltage range. Depending on the
transformer’s primary inductor value and the switching
frequency, the input voltage (VDC) can range from 3.3 V
to 35 V. Therefore, it is possible to power the entire
ProSLIC solution from a single 3.3 V or 5 V power
supply. By nature of a dc-dc converter’s operation, peak
and average input currents can become large with small
input voltages. Consider this when selecting the
appropriate input voltage and power rating for the VDC
Table 26. Si321x and Si321xM Differences
Device
DCFF Signal
Polarity
DCPOL
Si321x
= DCDRV
0
Si321xM
= DCDRV
1
Notes:
1. DCFF signal polarity with respect to DCDRV signal.
2. Direct Register 93, bit 5; This is a read-only bit.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M3DRK-2406J | IDC CABLE - MKR24K/MC26G/MPR24K |
| ECM28DCBI | CONN EDGECARD 56POS R/A .156 SLD |
| GCM22DRMN | CONN EDGECARD 44POS .156 WW |
| CW252016-18NG | INDUCTOR 18NH 1008 SMD |
| SI3230MPPQX-EVB | BOARD EVAL W/DISCRETE INTERFACE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SI3216-FT | 功能描述:IC SLIC/CODEC 1CH 38TSSOP RoHS:是 類(lèi)別:集成電路 (IC) >> 接口 - 電信 系列:ProSLIC® 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS 產(chǎn)品變化通告:Product Discontinuation 06/Feb/2012 標(biāo)準(zhǔn)包裝:750 系列:* |
| SI3216-GT | 功能描述:IC SLIC/CODEC 1CH 38TSSOP RoHS:是 類(lèi)別:集成電路 (IC) >> 接口 - 電信 系列:ProSLIC® 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS 產(chǎn)品變化通告:Product Discontinuation 06/Feb/2012 標(biāo)準(zhǔn)包裝:750 系列:* |
| SI3216-KT | 功能描述:IC SLIC/CODEC 1CH 38TSSOP RoHS:否 類(lèi)別:集成電路 (IC) >> 接口 - 電信 系列:ProSLIC® 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS 產(chǎn)品變化通告:Product Discontinuation 06/Feb/2012 標(biāo)準(zhǔn)包裝:750 系列:* |
| SI3216-KTR | 制造商:Silicon Laboratories Inc 功能描述: |
| SI3216M-B-FM | 功能描述:IC SLIC/CODEC 1CH 38QFN RoHS:是 類(lèi)別:集成電路 (IC) >> 接口 - 電信 系列:ProSLIC® 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS 產(chǎn)品變化通告:Product Discontinuation 06/Feb/2012 標(biāo)準(zhǔn)包裝:750 系列:* |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。