- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄10989 > SI3200-KS (Silicon Laboratories Inc)IC LINEFEED INTRFC 100V 16SOIC PDF資料下載
參數(shù)資料
| 型號(hào)： | SI3200-KS |
| 廠商： | Silicon Laboratories Inc |
| 文件頁(yè)數(shù)： | 60/128頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC LINEFEED INTRFC 100V 16SOIC |
| 標(biāo)準(zhǔn)包裝： | 48 |
| 系列： | ProSLIC® |
| 功能： | 用戶(hù)線路接口概念（SLIC），CODEC |
| 接口： | GCI，PCM，SPI |
| 電路數(shù)： | 2 |
| 電源電壓： | 3.3V，5V |
| 電流 - 電源： | 110µA |
| 功率（瓦特）： | 941mW |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類(lèi)型： | 表面貼裝 |
| 封裝/外殼： | 16-SOIC（0.154"，3.90mm Width）裸露焊盤(pán) |
| 供應(yīng)商設(shè)備封裝： | 16-SOIC N |
| 包裝： | 管件 |
| 包括： | 電池切換，BORSCHT 功能，DTMF 生成和解碼，F(xiàn)SK 音調(diào)生成，調(diào)制解調(diào)器和傳真音調(diào)檢測(cè) |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)當(dāng)前第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)
Si3232
Preliminary Rev. 0.96
37
Not
Recommended
fo
r N
ew
D
esi
gn
s
4.6. Ringing Generation
The Si3232 is designed to provide a balanced ringing
waveform with or without dc offset. The ringing
frequency, cadence, waveshape, and dc offset are all
register-programmable.
Using a balanced ringing scheme, the ringing signal is
applied to both the TIP and the RING lines using ringing
waveforms that are 180° out of phase with each other.
The resulting ringing signal seen across TIP-RING is
twice the amplitude of the ringing waveform on either
the TIP or the RING line, which allows the ringing
circuitry to withstand only half the total ringing amplitude
seen across TIP-RING.
Figure 16. Balanced Ringing Waveform and
Components
The purpose of an internal ringing scheme is to provide
>40 Vrms into a 5 REN load at the terminal equipment
using a user-provided ringing battery supply. The
specific ringing supply voltage required depends on the
ringing voltage desired.
The ringing amplitude at the terminal equipment
depends on the loop impedance as well as the load
impedance in REN. The following equation can be used
to determine the TIP-RING ringing amplitude required
for a specific load and loop condition.
Figure 17. Simplified Loop Circuit During
Ringing
where
When ringing longer loop lengths, adding a dc offset
voltage is necessary to reliably detect a ring trip
condition (off-hook phone). Adding dc offset to the
ringing signal decreases the maximum possible ringing
amplitude. Adding significant dc offset also increases
the power dissipation in the Si3200 and may require
additional airflow or a modified PCB layout to maintain
acceptable
operating
temperatures.
The
Si3232
automatically applies and removes the ringing signal
during VOC-crossing periods to reduce noise and
crosstalk to adjacent lines. Table 23 provides a list of
registers required for internal ringing generation.
RING
TIP
V
RING
V
TIP
SLIC
V
OFF
GND
V
TIP
V
RING
V
BATH
V
PK
V
OV
V
CM
V
OFF
R
LOOP
V
RING
R
LOAD
V
TERM
+
–
R
OUT
V
TERM
V
RING
R
LOAD
R
LOAD
R
LOOP
R
OUT
++
----------------------------------------------------------------
=
R
LOOP
0.09
per foot for 26 AWG wire
=
R
OUT
320
=
R
LOAD
7000
#REN
--------------------
=
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S9S12P96J0MLH | MCU 128K FLASH AUTO 64-LQFP |
| SI3201-KS | IC LINEFEED INTRFC SI321X 16SOIC |
| S9S12P128J0MFT | MCU 128K FLASH AUTO 48-QFN |
| MC9S08DV48ACLF | IC MCU 48K FLASH 2K RAM 48-LQFP |
| SI3232-FQ | IC SLIC PROG DUAL-CH 64TQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SI3200-KSR | 制造商:Silicon Laboratories Inc 功能描述: |
| SI3200-X-FS | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:DUAL PROGRAMMABLE CMOS SLIC WITH LINE MONITORING |
| SI3200-X-GS | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:DUAL PROGRAMMABLE CMOS SLIC WITH LINE MONITORING |
| Si3201-BS | 功能描述:電信線路管理 IC 100V Linefeed Inter- face IC for Si321x RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類(lèi)型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray |
| SI3201-BSR | 制造商:Silicon Laboratories Inc 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。