- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373394 > SI3021 (Electronic Theatre Controls, Inc.) 3.3 V FCC/JATE DIRECT ACCESS ARRANGEMENT PDF資料下載
參數(shù)資料
| 型號： | SI3021 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | 3.3 V FCC/JATE DIRECT ACCESS ARRANGEMENT |
| 中文描述： | 3.3伏催化裂化/ JATE直接訪問安排 |
| 文件頁數(shù)： | 42/54頁 |
| 文件大?。?/td> | 1407K |
| 代理商： | SI3021 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁當(dāng)前第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁
Si3035
42
Rev. 1.2
Reset settings = 0000_0010 (serial mode 0, 1)
Reset settings = 0011_1111 (serial mode 2)
Register 14. Daisy-Chain Control
Bit
D7
D6
D5
D4
D3
D2
D1
D0
Name
NSLV2 NSLV1 NSLV0 SSEL1 SSEL0
FSD
RPOL
DCE
Type
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Bit
Name
Function
7:5
NSLV[2:0]
Number of Slave Devices.
000 = 0 slaves. Simply redefines the FC/RGDT and RGDT/FSD pins.
001 = 1 slave device.
010 = 2 slave devices.
011 = 3 slave devices.
100 = 4 slave devices. (For four or more slave devices, the FSD bit MUST be set.)
101 = 5 slave devices.
110 = 6 slave devices.
111 = 7 slave devices.
4:3
SSEL[1:0]
Slave Device Select.
00 = 16-bit SDO receive data.
01 = Reserved.
10 = 15-bit SDO receive data. LSB = 1 for the Si3035 device.
11 = 15-bit SDO receive data. LSB = 0 for the Si3035 device.
2
FSD
Delayed Frame Sync Control.
0 = Sets the number of SCLK periods between frame syncs to 32.
1 = Sets the number of SCLK periods between frame syncs to 16. This bit
MUST
be set when
Si3035 devices are slaves. For the master Si3035, only serial mode 1 is allowed in this case.
1
RPOL
Ring Detect Polarity.
0 = The FC/RGDT pin (operating as ring detect) is active low.
1 = The FC/RGDT pin (operating as ring detect) is active high.
0
DCE
Daisy-Chain Enable.
0 = Daisy chaining disabled.
1 = Enables the Si3035 to operate with slave devices on the same serial bus. The FC/RGDT
signal (pin 7) becomes the ring detect output and the RDGT/FSD signal (pin 15) becomes the
delayed frame sync signal. Note that
ALL
other bits in this register are ignored if DCE = 0.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SI3021-BS | 3.3 V FCC/JATE DIRECT ACCESS ARRANGEMENT |
| SI3021-KS | 3.3 V FCC/JATE DIRECT ACCESS ARRANGEMENT |
| SI3021-KT | 3.3 V FCC/JATE DIRECT ACCESS ARRANGEMENT |
| SI3024-KS | 3.3 V FCC/JATE DIRECT ACCESS ARRANGEMENT |
| SI3024-KT | CABLE ASSEMBLY; BNC MALE TO N MALE; 50 OHM, RG174A/U COAX |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SI3021-BS | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:GLOBAL MC 97 SILICON DAA |
| SI3021-BSR | 制造商:Silicon Laboratories Inc 功能描述: |
| SI3021-FS | 制造商:Silicon Laboratories Inc 功能描述:Enhanced Global Direct Access Arrangement 16-Pin SOIC 制造商:Silicon Laboratories 功能描述:Enhanced Global Direct Access Arrangement 16-Pin SOIC |
| SI3021-FSR | 制造商:Silicon Laboratories Inc 功能描述:SI3034 GLOBAL DAA SYSTEM-SIDE - Tape and Reel |
| SI3021-KS | 制造商:Silicon Laboratories Inc 功能描述: 制造商:SILLAB 功能描述: 制造商:Sil 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。