- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16501 > SI3000PPT-EVB (Silicon Laboratories Inc)BOARD EVALUATION FOR SI3000 PDF資料下載
參數(shù)資料
| 型號： | SI3000PPT-EVB |
| 廠商： | Silicon Laboratories Inc |
| 文件頁數(shù)： | 10/34頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVALUATION FOR SI3000 |
| 標準包裝： | 1 |
| 主要目的： | 音頻編解碼器 |
| 已用 IC / 零件： | SI3000 |
| 已供物品： | 主板和子卡組套 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁
Si3000
18
Rev. 1.4
2.9.2. PLL Lock Times
The Si3000 changes sample rates very quickly.
However, lock time will vary based on the programming
of the clock generator. The following relationship
describes the boundaries on PLL locking time:
PLL lock time < 1 ms
It is recommended that the PLL be programmed during
initialization.
The final design consideration for the clock generator is
the update rate of PLL. The following criteria must be
satisfied in order for the PLL to remain stable:
2.9.3. Setting Generic Sample Rates
The above clock generation description focuses on
common modem sample rates. The restrictions and
equations above still apply; however, a more generic
relationship between MCLK and Fs (the desired sample
rate) is needed. The following equation describes this
relationship:
where Fs is the sample frequency, and all other symbols
are shown in Figure 18.
Knowing the MCLK frequency and desired sample rate
the values for the M1 and N1 registers can be
determined. When determining these values, remember
to consider the range for each register as well as the
minimum update rate for the first PLL.
The values determined for M1 and N1 must be adjusted
by minus one when determining the value written to the
respective registers. This is due to internal logic, which
adds one to the value stored in the register. This
addition allows the user to write a zero value in any of
the registers and the effective divide-by is one. A
special case occurs when both M1 and N1 are
programmed with a zero value. When M1 and N1 are
both zero, the PLL is bypassed.
2.10. Sleep Mode
The Si3000 supports a low-power sleep mode. Sleep
mode is activated by setting the Chip Power Down
(CPD) bit in register 1. When the Si3000 is in sleep
mode, the MCLK signal may be stopped or remain
active, but it must be active before waking up the
Si3000. To take the Si3000 out of sleep mode, pulse the
reset pin (RESET) low. In summary, the power down/up
sequence is as follows:
1. Set the Power Down bit (PDN, register 6, bit 3).
2. MCLK may stay active or stop.
3. Restore MCLK before initiating the power up sequence.
4. Reset the Si3000 using the RESET pin (after MCLK is
present).
5. Program the registers to desired settings.
2.11. Loopback Operation
The
Si3000
advanced
design
provides
the
manufacturer with increased ability to determine system
functionality during production line tests, as well as
support for end-user diagnostics. Two loopback modes
exist for this purpose, allowing increased coverage of
system components.
The digital loopback1 mode allows an external device to
send audio data to the SDI input pin and receive the
signal through the SDO output pin. In this mode, the
group delay of the digital filters is present. This mode
allows testing of the digital filters, DAC, and ADC. To
enable this mode, set the DL1 bit of register 2, and clear
DL2.
The digital loopback2 mode allows an external device to
send audio data to the SDI input pin and receive the
signal through the SDO output pin. This mode allows
testing of the digital filters, but not the ADC and DAC. To
enable this mode, set the DL2 bit of register 2, and clear
DL1.
2.12. Reducing Power-on Pop Noise
To minimize power-on pop during initialization, a waiting
period is recommended before powering up the analog
output drivers. The waiting period starts when the reset
signal to the Si3000 is negated. The wait time required
is dependent on the external load. Typically, the load
consists of an AC coupling capacitor in series with an
equivalent load resistor to ground. The equivalent load
resistor can either be a speaker load, or the input
resistance of an external amplifier. The rule-of-thumb for
the waiting period in msec is derived by C*(12+R). For
example, in the case of a 10
F AC coupling capacitor
and resistive load of 1.0 k
the recommended waiting
period is 10*(12+1) = 130 msec.
If the analog outputs drive external amplifiers, another
factor to consider is the voltage division ratio
determined by R/(R+12), where R represents the input
resistance of the external amplifier. This ratio must be
kept as small as possible. A good target value is R = 1
k
. If needed, add a load resistor in parallel with the
amplifier input to lower the effective input resistance of
the amplifier stage.
F
UP
1
F
MCLK
N
1
=144kHz
M1
N1
--------
5 1024 Fs
MCLK
--------------------------------
=
相關PDF資料 |
PDF描述 |
|---|---|
| ILSB0805ER180K | INDUCTOR 18UH 10% 0805 |
| CB2016T680K | INDUCTOR POWER 68UH 210MA 0806 |
| H3CKH-3418M | IDC CABLE - HKC34H/AE34M/HPK34H |
| VE-J6T-EZ-S | CONVERTER MOD DC/DC 6.5V 25W |
| RHW-20/6-300/ADH-0 | HEATSHRINK RHW POLY 20MMX4' BLK |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| SI-3000R | 制造商:SANKEN 制造商全稱:Sanken electric 功能描述:5-Terminal, Multi-Function, Full-Mold, Low Dropout Voltage Dropper Type with Reset Function |
| SI3000SSI-EVB | 功能描述:音頻 IC 開發(fā)工具 w/Serial Interface RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類型:Audio Amplifiers 工具用于評估:TAS5614L 工作電源電壓:12 V to 38 V |
| SI-3000V | 制造商:SANKEN 制造商全稱:Sanken electric 功能描述:3-Terminal, Low Dropout Voltage Dropper Type |
| SI3000-X-FS | 制造商:Silicon Laboratories Inc 功能描述:VOICE CODEC W/INTEGRATED MICRO LEADFREE - Rail/Tube |
| SI-3000ZD | 制造商:SANKEN 制造商全稱:Sanken electric 功能描述:Surface-Mount Low Dropout Voltage Linear Regulator ICs |
發(fā)布緊急采購，3分鐘左右您將得到回復。