• <thead id="6u8fw"><sup id="6u8fw"><big id="6u8fw"></big></sup></thead>
      <small id="6u8fw"></small>
      參數(shù)資料
      型號(hào): SI3000-C-GS
      廠商: Silicon Laboratories Inc
      文件頁(yè)數(shù): 10/34頁(yè)
      文件大?。?/td> 0K
      描述: IC VOICE CODEC 3.3V/5V 16SOIC
      標(biāo)準(zhǔn)包裝: 48
      類型: 語(yǔ)音頻帶編解碼器
      數(shù)據(jù)接口: 串行
      分辨率(位): 16 b
      ADC / DAC 數(shù)量: 1 / 1
      三角積分調(diào)變: 無(wú)
      動(dòng)態(tài)范圍,標(biāo)準(zhǔn) ADC / DAC (db): 84 / 84
      電壓 - 電源,模擬: 3 V ~ 5.25 V
      電壓 - 電源,數(shù)字: 3 V ~ 5.25 V
      工作溫度: -40°C ~ 85°C
      安裝類型: 表面貼裝
      封裝/外殼: 16-SOIC(0.154",3.90mm 寬)
      供應(yīng)商設(shè)備封裝: 16-SOIC N
      包裝: 管件
      其它名稱: 336-2136-5
      Si3000
      18
      Rev. 1.4
      2.9.2. PLL Lock Times
      The Si3000 changes sample rates very quickly.
      However, lock time will vary based on the programming
      of the clock generator. The following relationship
      describes the boundaries on PLL locking time:
      PLL lock time < 1 ms
      It is recommended that the PLL be programmed during
      initialization.
      The final design consideration for the clock generator is
      the update rate of PLL. The following criteria must be
      satisfied in order for the PLL to remain stable:
      Where FUP1 is shown in Figure 18.
      2.9.3. Setting Generic Sample Rates
      The above clock generation description focuses on
      common modem sample rates. The restrictions and
      equations above still apply; however, a more generic
      relationship between MCLK and Fs (the desired sample
      rate) is needed. The following equation describes this
      relationship:
      where Fs is the sample frequency, and all other symbols
      are shown in Figure 18.
      Knowing the MCLK frequency and desired sample rate
      the values for the M1 and N1 registers can be
      determined. When determining these values, remember
      to consider the range for each register as well as the
      minimum update rate for the first PLL.
      The values determined for M1 and N1 must be adjusted
      by minus one when determining the value written to the
      respective registers. This is due to internal logic, which
      adds one to the value stored in the register. This
      addition allows the user to write a zero value in any of
      the registers and the effective divide-by is one. A
      special case occurs when both M1 and N1 are
      programmed with a zero value. When M1 and N1 are
      both zero, the PLL is bypassed.
      2.10. Sleep Mode
      The Si3000 supports a low-power sleep mode. Sleep
      mode is activated by setting the Chip Power Down
      (CPD) bit in register 1. When the Si3000 is in sleep
      mode, the MCLK signal may be stopped or remain
      active, but it must be active before waking up the
      Si3000. To take the Si3000 out of sleep mode, pulse the
      reset pin (RESET) low. In summary, the power down/up
      sequence is as follows:
      1. Set the Power Down bit (PDN, register 6, bit 3).
      2. MCLK may stay active or stop.
      3. Restore MCLK before initiating the power up sequence.
      4. Reset the Si3000 using the RESET pin (after MCLK is
      present).
      5. Program the registers to desired settings.
      2.11. Loopback Operation
      The
      Si3000
      advanced
      design
      provides
      the
      manufacturer with increased ability to determine system
      functionality during production line tests, as well as
      support for end-user diagnostics. Two loopback modes
      exist for this purpose, allowing increased coverage of
      system components.
      The digital loopback1 mode allows an external device to
      send audio data to the SDI input pin and receive the
      signal through the SDO output pin. In this mode, the
      group delay of the digital filters is present. This mode
      allows testing of the digital filters, DAC, and ADC. To
      enable this mode, set the DL1 bit of register 2, and clear
      DL2.
      The digital loopback2 mode allows an external device to
      send audio data to the SDI input pin and receive the
      signal through the SDO output pin. This mode allows
      testing of the digital filters, but not the ADC and DAC. To
      enable this mode, set the DL2 bit of register 2, and clear
      DL1.
      2.12. Reducing Power-on Pop Noise
      To minimize power-on pop during initialization, a waiting
      period is recommended before powering up the analog
      output drivers. The waiting period starts when the reset
      signal to the Si3000 is negated. The wait time required
      is dependent on the external load. Typically, the load
      consists of an AC coupling capacitor in series with an
      equivalent load resistor to ground. The equivalent load
      resistor can either be a speaker load, or the input
      resistance of an external amplifier. The rule-of-thumb for
      the waiting period in msec is derived by C*(12+R). For
      example, in the case of a 10
      F AC coupling capacitor
      and resistive load of 1.0 k
      the recommended waiting
      period is 10*(12+1) = 130 msec.
      If the analog outputs drive external amplifiers, another
      factor to consider is the voltage division ratio
      determined by R/(R+12), where R represents the input
      resistance of the external amplifier. This ratio must be
      kept as small as possible. A good target value is R = 1
      k
      . If needed, add a load resistor in parallel with the
      amplifier input to lower the effective input resistance of
      the amplifier stage.
      F
      UP
      1
      F
      MCLK
      N
      1
      =144kHz
      M1
      N1
      --------
      5 1024 Fs
      MCLK
      --------------------------------
      =
      相關(guān)PDF資料
      PDF描述
      SI3011-F-FS IC VOICE DAA GCI/PCM/SPI 16SOIC
      SI3012-KS IC LINE-SIDE DAA 16SOIC
      SI3019-F-FS IC LINE-SIDE DAA 16SOIC
      SI3019-F-GM IC VOICE GLOBAL DAA PROGR 20QFN
      SI3063-F-FS IC DAA ENH GLOB LINE-SIDE 16SOIC
      相關(guān)代理商/技術(shù)參數(shù)
      參數(shù)描述
      SI3000-C-GSR 功能描述:接口—CODEC Voice Codec Integrated RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel
      SI-3000F 制造商:SANKEN 制造商全稱:Sanken electric 功能描述:5-Terminal, Multi-Function, Full-Mold, Low Dropout Voltage Dropper Type
      SI3000-FS 功能描述:接口—CODEC Int Mic/Spk/HdSt RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel
      SI-3000J 制造商:SANKEN 制造商全稱:Sanken electric 功能描述:5-Terminal, Multi-Function, Full-Mold, Low Dropout Voltage Dropper Type
      SI-3000KD 制造商:SANKEN 制造商全稱:Sanken electric 功能描述:Surface-Mount Low Current Consumption Low Dropout Voltage Linear Regulator ICs