- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368672 > SE370C736AFZT 8-BIT MICROCONTROLLER PDF資料下載
參數(shù)資料
| 型號： | SE370C736AFZT |
| 元件分類： | 8位微控制器 |
| 英文描述： | 8-BIT MICROCONTROLLER |
| 中文描述： | 8位微控制器 |
| 文件頁數(shù)： | 20/48頁 |
| 文件大小： | 711K |
| 代理商： | SE370C736AFZT |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁當(dāng)前第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
TMS370Cx36
8-BIT MICROCONTROLLER
SPNS039B – JANUARY 1996 – REVISED FEBRUARY 1997
20
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251–1443
serial peripheral interface (continued)
The SPI block diagram is illustrated in Figure 6.
SPIBUF Buffer
Register
SPIDAT
Data Register
SPIBUF.7-0
State Control
SPI CHAR
SPI BIT RATE
CLOCK POLARITY
SPI INT FLAG
SPICTL.6
SPIINT ENA
SPICTL.0
RECEIVER
OVER RUN
SPICTL.7
8
SPIDAT.7-0
SPICTL.1
TALK
2
0
1
3
4
5
SPICCR.2-0
SPICCR.5-3
System
Clock
SPICCR.6
SPICLK
MASTER/SLAVE
Level 2 INT
SPIPRI.6
1
SPIPC2.7-4
SPISIMO
SPICTL.2
SPIPC1.3-0
SPISOMI
SPIPC2.3-0
Level 1 INT
0
The block diagram is shown in slave mode.
Figure 6. SPI Block Diagram
programmable acquisition and control timer (PACT) module
Traditionally, timers in microcontrollers provide limited capture and compare functions consuming significant
CPU processing power and leading to inaccurate timings due to interrupt latencies. The programmable
acquisition and control timer (PACT) acts as a coprocessor combining configurable capture and compare
features, within a flexible dual-port RAM, able to run real-time tasks with little or no CPU intervention. The PACT
structure allows concatenation of tasks, thus enabling the CPU to perform data manipulation while the PACT
module both captures and outputs real-time-related information. Since all the PACT control information is held
within the dual-port Ram, the CPU can access these parameters quickly.
To use the PACT, the user must set up three distinct areas of memory. The first is the dual-port RAM, which
contains the capture area, the commands, and the timer definitions. The second is the peripheral frame. The
third is an area near the end of the program memory which holds the interrupt vectors of PACT.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SE370C742AJCT | 8-BIT MICROCONTROLLER |
| SE370C742AJDT | 8-BIT MICROCONTROLLER |
| SE370C742FZA | 8-BIT MICROCONTROLLER |
| SE370C742FZL | 8-BIT MICROCONTROLLER |
| SE370C742JA | 8-BIT MICROCONTROLLER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SE370C736AYYZ | 制造商:TI 制造商全稱:Texas Instruments 功能描述:TMS370 MICROCONTROLLER FAMILY DATA BOOK |
| SE370C742A | 制造商:TI 制造商全稱:Texas Instruments 功能描述:8-BIT MICROCONTROLLER |
| SE370C742AFZT | 制造商:TI 制造商全稱:Texas Instruments 功能描述:CMOS EEPROM/EPROM Technologies on a Single Device |
| SE370C742AJCT | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller |
| SE370C742AJDT | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。