
Published by Semiconductor Group
Siemens Aktiengesellschaft
Ordering No. B110-H7217-X-X-7600
Printed in Germany
PS 05983.
1102980029
Availability
The SDA 9400 and a complete
documentation is available
in samples 1998. Mass
production is scheduled for
1999. A dedicated
engineering support team is
there to assist you. Also an
application board is available.
Please contact your local
Siemens office for further
How to reach us:
http://www.siemens.de/semiconductor/
address/address.htm
Siemens AG 1998.
All Rights Reserved.
Please note that any information contained in this
publication may be subject to change. Siemens
reserves the right to make changes to or to
discontinue any product or service identified in
this publication without notice.
Please contact our regional offices to receive the
latest version of the relevant information to verify,
before placing orders, that the information being
relied upon is current.
Technical Data
I
2
C Bus control (400 kHz)
P-MQFP-64 package
3.3 V ± 5% supply voltage
0.35μm CMOS technology
4:2:2 processing
B
YUVIN
8
CVBS
Analog
colour
decoder
+
RGB
input
SDA
9206
ABACUS
SDA
9400
SCARA-
BAEUS
SDA
9280
Display-
processor
PIP
processor
e.g.
SDA 9488
SDA
936X
Deflection
controller
CVBS
HIN1
VIN1
Y
8
UV
8
HOUT, VOUT,
HREF
Y
U
V
SYNC
R
G
H-Drive
V-Drive
E/W
Y
U
V
CLK1=27MHz
CLKOUT
Embedded memory
– 5 Mbit embedded DRAM
core for field memories
– 192 kbit embedded DRAM
core for line memories
The SDA 9400 contains allnecessary
functional blocks on a single chip:
Flexible input sync controller
Input format conversion
Low data rate processing
Memory controller
Flexible output sync controller
Output format conversion
High data rate processing
I
2
C Bus interface
PLL for frequency doubling
and in a leading edge technology
5.2 Mbit embedded DRAM for line
and field memories.
VLDR
Horizontal
decimation
Noise
reduction and
measurement
Motion
detector
and phase
detection
ED
eDRAM
Interfaces
Data buffer
Voltage control
Test controller
OFC
output
format
conversion
HDR
Scan rate
conversion
Vertical
interpolation
IFC
Input
format
conversion
MMC
Controller
OSC
Output sync
controller
ISC
Input sync
controller
PLL 1
Clock doubling
LM
Line memory
LM
Line memory
PLL 2
Clock
doubling
I
2
C
I
2
C Bus
Interface
Wien
S
(+43) 1-1707-35611
Richmond(Melbourne),
Vic.3121
S
(+61) 3-94207111
Brussel/Bruxelles
S
(+32) 2-5362348
So Paulo-SP
S
(+55) 11-836 2547
Mississauga, Ontario
L5T 1P2
S
(+1) 905-8198000
Zürich
S
(+41) 1-4953111
Düsseldorf
(+49) 211-3991551
Laatzen(Hannover)
S
(+49) 511-8772706
Nürnberg
S
(+49) 911-6547622
Stuttgart
(+49) 711-1373314
München
S
(+49) 89-92214086
Ballerup
S
(+45) 4477-4477
TresCantos-Madrid
S
(+34)1-5148000
Saint-DenisCEDEX2
S
(+33) 1-49223100
Espoo(Helsinki)
S
(+35) 9-51051
BerkshireRG12 8FZ
S
(+44) 1344-396000
Amaroussio/Athen
S
(+30) 1-6864111
Hong Kong
S
(+852) 28320500
Milano
S
(+39) 2-6676-1
New Delhi 110014
(+91)11-4617447
Bangalore 560001
S
(+91)80-2279874
Mumbai 18
S
(+91)22-4962199
Dublin 4
S
(+353) 1-6032348
Tokyo141-0022
S
(+81) 3-544964
Penang
S
(+60) 4-6449975
Oslo 5
S
(+47) 22-633000
Den Haag
S
(+31) 70-3332429
Auckland
S
(+64) 9-5203033
Amadora
S
(+35) 1-4170011
Islamabad
S
(+92) 51-212200
Warszawa
S
(+48) 2-6709151
Taipei
S
(+886) 2-25237990
Seoul 135-080
S
(+82) 2-5277700
Moskva
S
(+7) 095-237-6476,
-6911
Kista
S
(+46) 8-7033500
Singapore 349253
S
(+65) 8400610
Findikli (Istanbul)
S
(+90) 212-2510900
Cupertino, CA 95014
S
(+1) 408-7774500
Cupertino, CA 95014
S
(+1) 408-2577910
Iselin, NJ 08830-2770
S
(+1) 732-9064300
Beijing
S
(+86) 10-685790-06,
-07
Shanghai 200003
S
(+86) 21-63612618/19
Halfway House1685
S
(+27) 11-652-2000,
-2700
A
AUS
B
BR
CDN
CH
D
DK
E
F
FIN
IND
GB
GR
HK
I
IRL
J
N
NL
NZ
P
PL
RC
ROK
RUS
S
SGP
TR
ZA
USA
VRC
MAL
PK
The SDA 9400 is a single core IC for 100 Hz containing all necessary blocks
Block Diagram SDA 9400
Application of a 100 Hz TV set
Application Example