SCF5250 Data Sheet: Technical Data, Rev. 1.3 Freescale Se" />
參數(shù)資料
型號: SCF5250AG120
廠商: Freescale Semiconductor
文件頁數(shù): 25/56頁
文件大?。?/td> 0K
描述: IC MPU COLDFIRE 120MHZ 144-QFP
標準包裝: 300
系列: SCF52xx
核心處理器: Coldfire V2
芯體尺寸: 32-位
速度: 120MHz
連通性: EBI/EMI,I²C,IDE,MMC,SPI,UART/USART
外圍設(shè)備: DMA,I²S,POR,串行音頻,WDT
輸入/輸出數(shù): 57
程序存儲器類型: ROMless
RAM 容量: 128K x 8
電壓 - 電源 (Vcc/Vdd): 1.08 V ~ 1.32 V
數(shù)據(jù)轉(zhuǎn)換器: A/D 6x12b
振蕩器型: 內(nèi)部
工作溫度: -20°C ~ 70°C
封裝/外殼: 144-LQFP
包裝: 托盤
SCF5250 Data Sheet: Technical Data, Rev. 1.3
Freescale Semiconductor
31
Figure 8 provides the I2C-bus input and output timing diagram and Table 26 and Table 27 provide the
I2C-bus input and output timing parameters.
Figure 8. I2C-Bus Input/Output Timing Definition Diagram
Table 26. I2C-Bus Input Timing Specifications Between SCL and SDA
Num
Characteristic
Min
Max
Units
M1
Start Condition Hold Time
2
bus clocks
M2
Clock Low Period
8
bus clocks
M3
SCL/SDA Rise Time (VIL= 0.5 V to VIH = 2.4 V)
1
mSec
M4
Data Hold Time
0
ns
M5
SCL/SDA Fall Time (VIH= 2.4 V to VIL = 0.5 V)
1
ms
M6
Clock High time
4
bus clocks
M7
Data Setup Time
0
ns
M8
Start Condition Setup Time (for repeated start condition only)
2
bus clocks
M9
Stop Condition Setup Time
2
bus clocks
Table 27. I2C-Bus Output Timing Specifications Between SCL and SDA
Num
Characteristic
Min
Max
Units
M11
1 Output numbers are dependent on the value programmed into the MFDR; an MFDR programmed with the maximum frequency (MFDR =
0x20) will result in minimum output timings as shown. The MBUS interface is designed to scale the actual data transition time to move it to
the middle of the SCL low period. The actual position is affected by the prescale and division values programmed into the MFDR; however,
numbers given are the minimum values.
Start Condition Hold Time
6
bus clocks
M21
Clock Low Period
10
bus clocks
M32
2 Since SCL and SDA are open-collector-type outputs, which the processor can only actively drive low, the time required for SCL or SDA to
reach a high level depends on external signal capacitance and pull-up resistor values.
SCL/SDA Rise Time (VIL= 0.5 V to VIH = 2.4 V)
note 2
mSec
M41
Data Hold Time
7
bus clocks
M53
3 Specified at a nominal 20 pF load.
SCL/SDA Fall Time (VIH= 2.4 V to VIL = 0.5 V)
–3
ns
M61
Clock High time
10
bus clocks
M71
Data Setup Time
2
bus clocks
M81
Start Condition Setup Time (for repeated start condition only)
20
bus clocks
M91
Stop Condition Setup Time
10
bus clocks
M2
M6
M1
M4
M7
M8
M9
M5
M3
SCL
SDA
相關(guān)PDF資料
PDF描述
VI-BTX-IX-B1 CONVERTER MOD DC/DC 5.2V 75W
VI-BTX-IW-B1 CONVERTER MOD DC/DC 5.2V 100W
MC9S12B64MFUE IC MCU 64K FLASH 25MHZ 80-QFP
VI-BTW-IX-B1 CONVERTER MOD DC/DC 5.5V 75W
MCF5212LCVM66J IC MCU 256K FLASH 66MHZ 81MAPBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SCF5250CAG120 功能描述:IC MPU COLDFIRE 120MHZ 144-QFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:SCF52xx 標準包裝:330 系列:- 核心處理器:- 芯體尺寸:8/16-位 速度:40MHz 連通性:UART/USART 外圍設(shè)備:DMA,PWM,WDT 輸入/輸出數(shù):32 程序存儲器容量:- 程序存儲器類型:外部程序存儲器 EEPROM 大小:- RAM 容量:- 電壓 - 電源 (Vcc/Vdd):4.5 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:- 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:100-BQFP 包裝:管件
SCF5250CPV120 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:SCF5250 Integrated ColdFire Microprocessor
SCF5250DAG120 制造商:Freescale Semiconductor 功能描述:AMADEUS PLUS - Bulk
SCF5250LAG100 功能描述:IC MPU COLDFIRE 100MHZ 144-LQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:SCF52xx 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:260 系列:73S12xx 核心處理器:80515 芯體尺寸:8-位 速度:24MHz 連通性:I²C,智能卡,UART/USART,USB 外圍設(shè)備:LED,POR,WDT 輸入/輸出數(shù):9 程序存儲器容量:64KB(64K x 8) 程序存儲器類型:閃存 EEPROM 大小:- RAM 容量:2K x 8 電壓 - 電源 (Vcc/Vdd):2.7 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:- 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:68-VFQFN 裸露焊盤 包裝:管件
SCF5250LPV100 制造商:Rochester Electronics LLC 功能描述:- Bulk