參數(shù)資料
型號(hào): SCF5250AG120
廠商: Motorola, Inc.
英文描述: SCF5250 Integrated ColdFire Microprocessor
中文描述: SCF5250提供了集成的ColdFire微處理器
文件頁(yè)數(shù): 14/48頁(yè)
文件大?。?/td> 767K
代理商: SCF5250AG120
SCF5250 Integrated ColdFire Microprocessor Data Sheet, Rev. 1.1
Signal Descriptions
Freescale Semiconductor
14
4.5
Chip Selects
There are three chip select outputs on the SCF5250 device. CS0/CS4 and CS1/QSPI_CS3/GPIO28 and
CS2 which is associated with the IDE interface read and write strobes - IDE-DIOR and IDE-DIOW.
CS0 and CS4 are multiplexed. The SCF5250 has the option to boot from an internal Boot Rom.
The function of the CS0/CS4 pin is determined by the boot mode. When the device is booted from internal
ROM, the internal ROM is accessed with CS0 (required for boot) and the CS0/CS4 pin is driven by CS4.
When the device is booted from external ROM / Flash, the CS0/CS4 pin is driven by CS0 and the internal
ROM is disabled.
The active low chip selects can be used to access asynchronous memories. The interface is glueless.
4.6
ISA bus
The SCF5250 supports an ISA bus. Using the ISA bus protocol, reads and writes for one ISA bus
peripheral is possible. IDE-DIOR/GPIO31 and IDE-DIOW/GPIO32 are the read and write strobe. The
peripheral can insert wait states by pulling IDE-IORDY/GPIO33.
CS2 is associated with the IDE-DIOR and IDE-DIOW.
4.7
Bus Buffer Signals
As the SCF5250 has a complicated slave bus, which allows SDRAM, asynchronous memories, and ISA
peripherals on the bus, it may become necessary to introduce a buffer on the bus in certain applications.
The SCF5250 has a glueless interface to steer these bus buffers with two bus buffer output signals
BUFENB1/GPIO29 and BUFENB2/GPIO30.
4.8
There are two I
2
C interfaces on this device.
The I
2
C module acts as a two-wire, bidirectional serial interface between the SCF5250 processor and
peripherals with an I
2
C interface (e.g., LED controller, A-to-D converter, D-to-A converter). When
I
2
C Module Signals
Synchronous DRAM Chip Enable
The SD_CS0/GPIO60 active-low output signal is used during
synchronous mode to route directly to the chip select of a SDRAM
device.
Synchronous DRAM UDQM and LQDM
signals
The DRAM byte enables UDMQ and LDQM are driven by the
SDUDQM/GPO53 and SDLDQM/GPO52 byte enable outputs.
Synchronous DRAM clock
The DRAM clock is driven by the BCLK/GPIO40 signal
Synchronous DRAM Clock Enable
The BCLKE active high output signal is used during synchronous mode
to route directly to the SCKE signal of external SDRAMs. This signal
provides the clock enable to the SDRAM.
Table 4. SDRAM Controller Signals (continued)
SDRAM Signal
Description
相關(guān)PDF資料
PDF描述
SCF5250CAG120 SCF5250 Integrated ColdFire Microprocessor
SCF5250CPV120 SCF5250 Integrated ColdFire Microprocessor
SCF5250PV120 SCF5250 Integrated ColdFire Microprocessor
SCF5250VM120 SCF5250 Integrated ColdFire Microprocessor
SCM20014 VGA Digital Image Sensor(VGA數(shù)字圖像傳感器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SCF5250CAG120 功能描述:IC MPU COLDFIRE 120MHZ 144-QFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:SCF52xx 標(biāo)準(zhǔn)包裝:330 系列:- 核心處理器:- 芯體尺寸:8/16-位 速度:40MHz 連通性:UART/USART 外圍設(shè)備:DMA,PWM,WDT 輸入/輸出數(shù):32 程序存儲(chǔ)器容量:- 程序存儲(chǔ)器類型:外部程序存儲(chǔ)器 EEPROM 大小:- RAM 容量:- 電壓 - 電源 (Vcc/Vdd):4.5 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:- 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:100-BQFP 包裝:管件
SCF5250CPV120 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:SCF5250 Integrated ColdFire Microprocessor
SCF5250DAG120 制造商:Freescale Semiconductor 功能描述:AMADEUS PLUS - Bulk
SCF5250LAG100 功能描述:IC MPU COLDFIRE 100MHZ 144-LQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:SCF52xx 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:260 系列:73S12xx 核心處理器:80515 芯體尺寸:8-位 速度:24MHz 連通性:I²C,智能卡,UART/USART,USB 外圍設(shè)備:LED,POR,WDT 輸入/輸出數(shù):9 程序存儲(chǔ)器容量:64KB(64K x 8) 程序存儲(chǔ)器類型:閃存 EEPROM 大小:- RAM 容量:2K x 8 電壓 - 電源 (Vcc/Vdd):2.7 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:- 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:68-VFQFN 裸露焊盤 包裝:管件
SCF5250LPV100 制造商:Rochester Electronics LLC 功能描述:- Bulk