
Chapter 13 FlexRay Communication Controller (FLEXRAY)
MC9S12XF - Family Reference Manual, Rev.1.19
Freescale Semiconductor
503
13.5.2.33 Sync Frame Table Offset Register (SFTOR)
Write: POC:cong
This register denes the Flexray Memory related offset for sync frame tables. For more details, see
13.5.2.34 Sync Frame Table Conguration, Control, Status Register (SFTCCSR)
Write: Normal Mode
Table 13-39. SFCNTR Field Descriptions
Field
Description
15–12
SFEVB
Sync Frames Channel B, even cycle — protocol related variable: size of (vsSyncIdListB for even cycle)
This eld provides the size of the internal list of frame IDs of received synchronization frames used for clock
synchronization.
11–8
SFEVB
Sync Frames Channel A, even cycle — protocol related variable: size of (vsSyncIdListA for even cycle)
This eld provides the size of the internal list of frame IDs of received synchronization frames used for clock
synchronization.
7–4
SFODB
Sync Frames Channel B, odd cycle — protocol related variable: size of (vsSyncIdListB for odd cycle)
This eld provides the size of the internal list of frame IDs of received synchronization frames used for clock
synchronization.
3–0
SFODA
Sync Frames Channel A, odd cycle — protocol related variable: size of (vsSyncIdListA for odd cycle)
This eld provides the size of the internal list of frame IDs of received synchronization frames used for clock
synchronization.
Module Base + 0x0042
15
14
13
12
11
10
9876543210
R
SFT_OFFSET[15:1]
0
W
Reset
0000000000000000
Table 13-40. SFTOR Field Description
Field
Description
15–1
SFTOR
Sync Frame Table Offset — The offset of the Sync Frame Tables in the Flexray Memory. This offset is required
to be 16-bit aligned. Thus STF_OFFSET[0] is always 0.
Module Base + 0x0044
15
14
13
12
11
10
9876543210
R
0
CYCNUM
ELKS OLKS EVAL OVAL
0
SDV
EN
SID
EN
W ELKT OLKT
OPT
Reset
0000000000000000
Figure 13-34. Sync Frame Table Conguration, Control, Status Register (SFTCCSR)