- 您現在的位置：買賣IC網 > PDF目錄372122 > SC68L198A1A (NXP SEMICONDUCTORS) Pressure Transducer, Series 19 mm, Compensated, Pressure Range: 0 psi to 50 psi, Gage, flush mount with flange, 10 Vdc excitation PDF資料下載
參數資料
| 型號： | SC68L198A1A |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | Pressure Transducer, Series 19 mm, Compensated, Pressure Range: 0 psi to 50 psi, Gage, flush mount with flange, 10 Vdc excitation |
| 中文描述： | 8 CHANNEL(S), 500K bps, SERIAL COMM CONTROLLER, PQCC84 |
| 封裝： | PLASTIC, LCC-84 |
| 文件頁數： | 23/49頁 |
| 文件大?。?/td> | 358K |
| 代理商： | SC68L198A1A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁當前第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁
Philips Semiconductors
Product specification
SC26C198 SC68C198
SC26L198 SC68L198
Octal UART with TTL compatibility at 3.3V
and 5V supply voltages
1995 May 1
358
IMR[7] –
Controls if a change of state in the inputs equipped with
input change detectors will cause an interrupt.
IMR[6] –
Controls the generation of an interrupt by the watch-dog
timer event. If set, a count of 64 idle bit times in the receiver will
begin interrupt arbitration.
IMR[5] –
Enables the generation of an interrupt in response to
changes in the Address Recognition circuitry of the Special Mode
IMR[4] –
Enables the generation of an interrupt in response to
recognition of an in–band flow control character.
IMR[3] –
Reserved
IMR[2] –
Enables the generation of an interrupt when a Break
condition has been detected by the channel receiver.
IMR[1] –
Enables the generation of an interrupt when servicing for
the RxFIFO is desired.
IMR[0] –
Enables the generation of an interrupt when servicing for
the TxFIFO is desired.
Received
status of each byte received is stored with that byte and is moved
along with the byte as the characters are read from the FIFO. The
upper three bits are presented in the STATUS register and they
change in the status register each time a data byte is read from the
FIFO. Therefor the status register should be read BEFORE the byte
is read from the RxFIFO if one wishes to ascertain the quality of the
byte
ááááááááááááááááá
áááá
áááá
áááá
áááá
áááá
áááá
Error
áááá
Error
áááá
áááááááá
MSBs =0 for 7,6,5 bit
áááááááá
áááá
áááá
áááá
áááá
áááá
áááá
áááá
áááááááá
áááááááá
áááááááá
The forgoing applies to the ”character error” mode of status
reporting. See MR1[5] and ”RxFIFO Status” descriptions for ”block
error” status reporting. Briefly ”Block Error” gives the accumulated
error of all bytes received in the RxFIFO since the last “Reset Error”
command was issued. (CR = x’04)
Table 14. TxFIFO – Transmitter FIFO
ááááááááááááááááá
ááááááááááááááááá
Bits 7:0
ááááááááááááááááá
8 data bits. MSBs set to 0 for 7, 6, 5 bit data
character lengths less than 8 bits the upper bits will be ignored by
the transmitter state machine and thus are effectively discarded.
ááááááááááááááááá
Bits 7:3
Reserved
MSB of break change interrupt bid
This register provides the 3 MSBs of the Interrupt Arbitration number
for a break change interrupt.
ááááááá
ááááááá
ááááááá
ááááááááááááááááá
ááááááááááá
ááááááááááá
Bits 2:0
ááááááááááá
Table 16. BCRCOS – Bidding Control Register –
ááááááá
ááááááá
ááááááá
ááááááááááááááááá
ááááááááááá
ááááááááááá
ááááááá
ááááááááááá
ááááááááááá
ááááááá
ááááááááááá
This register provides the 3 MSBs of the Interrupt Arbitration number
for a Change of State, COS, interrupt.
for an Xon/Xoff interrupt.
ááááááá
ááááááá
ááááááá
ááááááá
ááááááááááá
ááááááááááá
ááááááááááá
ááááááá
ááááááááááá
ááááááááááá
Table 18. BCRA – Bidding Control Register –
Reserved
MSB of an address recognition event
for an address recognition event interrupt.
ááááááá
ááááááá
ááááááá
ááááááá
ááááááááááá
ááááááááááá
ááááááááááá
ááááááá
ááááááááááá
ááááááááááá
ááááááááááááááááá
ááááááááááááááááá
Xon character.
ááááááááááááááááá
ááááááááááááááááá
ááááááááááááááááá
ááááááááááááááááá
ááááááááááááááááá
An 8 bit character register that contains the compare value for an
ááááááááááááááááá
ááááááááááááááááá
ááááááááááááááááá
Bits 7:0
8 Bits of the Multi–Drop Address Character Recognition
wake–up address character
ááááááááááááááááá
ááááááááááááááááá
ááááááááááááááááá
ááááááááááááááááá
相關PDF資料 |
PDF描述 |
|---|---|
| SC68L198C1A | Octal UART with TTL compatibility at 3.3V and 5V supply voltages |
| SC28C94 | Quad universal asynchronous receiver/transmitter QUART |
| SC28C94A1N | Quad universal asynchronous receiver/transmitter QUART |
| SC28L194 | Quad UART for 3.3V and 5V supply voltage(在3.3V和5V電源電壓中應用的四 UART) |
| SC28L198 | Octal UART for 3.3V and 5V supply voltage |
相關代理商/技術參數 |
參數描述 |
|---|---|
| SC68L198C1A | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Octal UART with TTL compatibility at 3.3V and 5V supply voltages |
| SC68PM302PV25B | 制造商:Freescale Semiconductor 功能描述: |
| SC690AB00 | 制造商:Schneider Electric 功能描述:ULTRASONICPROXIMITYSENSOR 制造商:Schneider-Telemacanique 功能描述:ULTRASONICPROXIMITYSENSOR 制造商:SCHNEIDER ELECTRIC 功能描述:ULTRASONICPROXIMITYSENSOR |
| SC6946 | 功能描述:螺絲和緊固件 SHLDR SCREW SOCKET 10-32, STAIN STEEL RoHS:否 制造商:Unspecified 產品: 類型:Washer 螺紋大小: 長度: 材料:Steel 電鍍:Nickel 螺絲頭: 螺絲類型: |
| SC6A-5S1.8 | 制造商:Bourns Inc 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。