- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372122 > SC28L198C1A (NXP SEMICONDUCTORS) Cable Ties; Color:Black; Pack Quantity:100 PDF資料下載
參數(shù)資料
| 型號(hào)： | SC28L198C1A |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | Cable Ties; Color:Black; Pack Quantity:100 |
| 中文描述： | 8 CHANNEL(S), 1M bps, SERIAL COMM CONTROLLER, PQCC84 |
| 封裝： | PLASTIC, MO-047AF, SOT-189-3, LCC-84 |
| 文件頁數(shù)： | 25/56頁 |
| 文件大?。?/td> | 345K |
| 代理商： | SC28L198C1A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當(dāng)前第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁
Philips Semiconductors
Product specification
SC28L198
Octal UART for 3.3V and 5V supply voltage
1999 Jan 14
25
Note: This bit must be at a one (1) for the receiver to enter the
arbitration process. It is the fact that this bit is zero (0) when the
RxFIFO is empty that stops an empty FIFO from entering the
interrupt arbitration. Also note that the meaning if this bit is not quite
the same as the similar bit in the status register (SR).
ISR[0] – Transmitter Ready
The general function of this bit is to indicate that the TxFIFO has an
at least one empty space for data. The particular meaning of the bit
is controlled by MR0[5:4] indicates the TxFIFO may be loaded with
one or more characters. If MR0[5:4] = 00 (the default condition) this
bit will not set until the TxFIFO is empty – sixteen bytes available. If
the fill level of the TxFIFO is below the trigger level programmed by
the TxINT field of the Mode Register 0, this bit will be set. A one in
this position indicates that at least one character can be sent to the
TxFIFO. It is turned off as the TxFIFO is filled above the level
programmed by MR0[5:4. This bit turns on as the FIFO empties; the
RxFIFO bit turns on as the FIFO fills. This often a point of confusion
in programming interrupt functions for the receiver and transmitter
FIFOs.
Note: This bit must be at a one (1) for the transmitter to enter the
arbitration process. It is the fact that this bit is zero (0) when the
RxFIFO is full that stops a full FIFO from entering the interrupt
arbitration. Also note that the meaning if this bit is not quite the
same as the similar bit in the status register (SR).
Bit 7
Bit 6
I/O Port change
of state
Time–out
áááááááááááááááááááááááááááá
áááááááááááááááááááááááááááá
á
ááááááááááááááááááááááááááááá
The programming of this register selects which bits in the ISR cause
an interrupt output. If a bit in the ISR is a ’1’ and the corresponding
bit in the IMR is a ’1’, the interrupt source is presented to the internal
interrupt arbitration circuits, eventually resulting in the IRQN output
being asserted (low). If the corresponding bit in the IMR is a zero,
the state of the bit in the ISR has no affect on the IRQN output.
Bit 5
Bit 4
IMR[5] –
Enables the generation of an interrupt in response to
changes in the Address Recognition circuitry of the Special Mode
(multi-drop or wake–up mode).
Bit 3
Bit 2
Break State
Bit 1
RxRDY inter-
rupt
Bit 0
TxRDY inter-
rupt
á
á
Receiver Watch-dog
áááá
á
ááá
á
á
á
ááá
á
á
á
IMR[7] –
Controls if a change of state in the inputs equipped with
input change detectors will cause an interrupt.
IMR[6] –
Controls the generation of an interrupt by the watch-dog
timer event. If set, a count of 64 idle bit times in the receiver will
begin interrupt arbitration.
IMR[4] –
Enables the generation of an interrupt in response to
recognition of an in–band flow control character.
IMR[3] –
Reserved
IMR[2] –
Enables the generation of an interrupt when a Break
condition has been detected by the channel receiver.
IMR[1] –
Enables the generation of an interrupt when servicing for
the RxFIFO is desired.
IMR[0] –
Enables the generation of an interrupt when servicing for
the TxFIFO is desired.
Bit[10]
Bit[9]
Break
Received
Status
tus
ááááááááááááááá
ááááááááááááááá
á
ááááááááá
Bit[8]
tus
áááááááá
Bits [7:0]
MSBs =0 for 7,6,5 bit
data
á
áá
á
áá
á
áááááá
á
The FIFO for the receiver is 11 bits wide and 16 ”words” deep. The
status of each byte received is stored with that byte and is moved
along with the byte as the characters are read from the FIFO. The
upper three bits are presented in the STATUS register and they
change in the status register each time a data byte is read from the
FIFO. Therefor the status register should be read BEFORE the byte
is read from the RxFIFO if one wishes to ascertain the quality of the
byte
The forgoing applies to the ”character error” mode of status
reporting. See MR1[5] and ”RxFIFO Status” descriptions for ”block
error” status reporting. Briefly ”Block Error” gives the accumulated
error of all bytes received in the RxFIFO since the last “Reset Error”
command was issued. (CR = x’04)
The FIFO for the transmitter is 8 bits wide by 16 bytes deep. For
the transmitter state machine and thus are effectively discarded.
ááááááááááááááááá
ááááááááááááááááá
ááááááááááááááááá
Table 15. BCRBRK – Bidding Control Register –
Break Change
Bits 7:3
Bits 2:0
Reserved
MSB of break change interrupt bid
ááááááá
áááááááááááááááá
áááááááááááááááá
This register provides the 3 MSBs of the Interrupt Arbitration number
for a break change interrupt.
ááááááááááá
Table 16. BCRCOS – Bidding Control Register –
áááááááááááááááá
áááááááááááááááá
áááááááááááááááá
áááááááááááááááá
This register provides the 3 MSBs of the Interrupt Arbitration number
for a Change of State, COS, interrupt.
Table 17. BCRx – Bidding Control Register – Xon
Bits 2:0
Reserved
MSB of an Xon/Xoff interrupt bid
áááááááááááááááá
áááááááááááááááá
This register provides the 3 MSBs of the Interrupt Arbitration number
for an Xon/Xoff interrupt.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SC28C198A1A | Octal UART for 3.3V and 5V supply voltage |
| SC28L202A1 | Dual universal asynchronous receiver/transmitter DUART |
| SC28L202 | Dual universal asynchronous receiver/transmitter DUART |
| SC28L202A1B | Dual universal asynchronous receiver/transmitter DUART |
| SC28L202A1D | Dual universal asynchronous receiver/transmitter DUART |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SC28L201 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:3.3 V, 5 V UART, 3.125 Mbit/s, with 256-byte FIFO |
| SC28L201A1DGG | 功能描述:UART 接口集成電路 3-5V 1CH UART 3MBPS 256B FIFO RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| SC28L201A1DGG,112 | 功能描述:UART 接口集成電路 3-5V 1CH UART 3MBPS RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| SC28L201A1DGG,118 | 功能描述:UART 接口集成電路 3-5V 1CH UART 3MBPS RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| SC28L201A1DGG-T | 功能描述:UART 接口集成電路 3-5V 1CH UART 3MBPS 256B FIFO RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。