- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11819 > SC28L198A1BE,557 (NXP Semiconductors)IC UART OCTAL W/FIFO 100-LQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | SC28L198A1BE,557 |
| 廠商： | NXP Semiconductors |
| 文件頁(yè)數(shù)： | 55/57頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC UART OCTAL W/FIFO 100-LQFP |
| 產(chǎn)品培訓(xùn)模塊： | Stand-Alone UARTs |
| 標(biāo)準(zhǔn)包裝： | 450 |
| 特點(diǎn)： | 故障啟動(dòng)位檢測(cè) |
| 通道數(shù)： | 8 |
| FIFO's： | 16 字節(jié) |
| 電源電壓： | 3.3V，5V |
| 帶自動(dòng)流量控制功能： | 是 |
| 帶故障啟動(dòng)位檢測(cè)功能： | 是 |
| 帶調(diào)制解調(diào)器控制功能： | 是 |
| 帶CMOS： | 是 |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 100-LQFP |
| 供應(yīng)商設(shè)備封裝： | 100-LQFP（14x14） |
| 包裝： | 管件 |
| 產(chǎn)品目錄頁(yè)面： | 828 (CN2011-ZH PDF) |
| 其它名稱： | 568-1210 935262731557 SC28L198A1BE |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)當(dāng)前第55頁(yè)第56頁(yè)第57頁(yè)
Philips Semiconductors
Product data sheet
SC28L198
Octal UART for 3.3 V and 5 V supply voltage
2006 Aug 10
7
BLOCK DIAGRAM
Block Diagram SC28C/28L198
HOST
INTERF
ACE
TIMING
AND
BAUD
RA
TE
GENERA
T
O
R
INTERRUPT
ARBITRA
TION
I/O
POR
T
TIMING
AND
INTERF
ACE
FULL DUPLEX UART CHANNEL
INPUT BUFFERS AND OUTPUT DRIVERS
DA
T
A
DRIVERS
AND
MODEM
INTERF
ACE
SD00193
As shown in the block diagram, the Octal UART consists of: an
interrupt arbiter, host interface, timing blocks and eight UART
channel blocks. The eight channels blocks operate independently,
interacting only with the timing, host I/F and interrupt blocks.
FUNCTIONAL DESCRIPTION
The SC28L198 is composed of several functional blocks:
Synchronous host interface block
A timing block consisting of a common baud rate generator
making 22 industry standard baud rates and 2 16–bit counters
used for non–standard baud rate generation
4 identical independent full duplex UART channel blocks
Interrupt arbitration system evaluating 24 contenders
I/O port control section and change of state detectors.
CONCEPTUAL OVERVIEW
Host Interface
The Host interface is comprised of the signal pins CEN, W/RN,
IACKN, DACKN, IRQN Sclk and provides all the control for data
transfer between the external and internal data buses of the host
and the OCTART. The host interface operates in a synchronous
mode with the system (Sclk) which has been designed for a nominal
operating frequency of 33 MHz. The interface operates in either of
two modes; synchronous or asynchronous to the Sclk However
the bus cycle within the OCTART always takes place in four Sclk
cycles after CEN is recognized. These four cycles are the C1, C2,
C3, C4 periods shown in the timing diagrams. DACKN always
occurs in the C4 time and occurs approximately 18 ns after the
rising edge of C4.
Addressing of the various functions of the OCTART is through the
address bus A(7:0). The 28L198 is compatible with the SC28L198
OCTAL UART in software and function. A[7], in a general sense, is
used to separate the data portion of the circuit from the control
portion.
Asynchronous bus cycle
The asynchronous mode requires one bus cycle of the chip select
(CEN) for each read or write to the chip. No more action will occur
on the bus after the C4 time until CEN is returned high.
Synchronous bus cycle
In the synchronous mode a read or write will be done every four
cycles of the Sclk. CEN does not require cycling but must remain
low to keep the synchronous accesses active. This provides a burst
mode of access to the chip.
In both cases each read or write operation(s) will be completed in
four (4) Sclk cycles. The difference in the two modes is only that the
asynchronous mode will not begin another bus cycle if the CEN
remains active after the four internal Sclk have completed. Internally
the asynchronous cycle will terminate after the four periods of Sclk
regardless of how long CEN is held active
In all cases the internal action will terminate at the withdrawal of
CEN. Synchronous CEN cycles shorter than multiples of four Sclk
cycles minus 1 Sclk and asynchronous CEN cycles shorter than four
Sclk cycles may cause short read or write cycles and produce
corrupted data transfers.
Timing Circuits
The timing block consists of a crystal oscillator, a fixed baud rate
generator (BRG), a pair of programmable 16 bit register based
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| V24B5H150BF | CONVERTER MOD DC/DC 5V 150W |
| SC28L198A1BE,528 | IC UART OCTAL SOT407-1 |
| V24B5H150BL3 | CONVERTER MOD DC/DC 5V 150W |
| V24B5H150BL | CONVERTER MOD DC/DC 5V 150W |
| V24B5H150B3 | CONVERTER MOD DC/DC 5V 150W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SC28L198A1BE-S | 功能描述:UART 接口集成電路 3V-5V 8CH UART INTEL/MOT INTRF RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| SC28L198C1A | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Octal UART for 3.3V and 5V supply voltage |
| SC28L201 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:3.3 V, 5 V UART, 3.125 Mbit/s, with 256-byte FIFO |
| SC28L201A1DGG | 功能描述:UART 接口集成電路 3-5V 1CH UART 3MBPS 256B FIFO RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| SC28L201A1DGG,112 | 功能描述:UART 接口集成電路 3-5V 1CH UART 3MBPS RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。