- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372122 > SC16C752IB48 (NXP Semiconductors N.V.) Dual UART with 64-byte FIFO PDF資料下載
參數(shù)資料
| 型號： | SC16C752IB48 |
| 廠商： | NXP Semiconductors N.V. |
| 元件分類： | 收發(fā)器 |
| 英文描述： | Dual UART with 64-byte FIFO |
| 封裝： | SC16C752IB48<SOT313-2 (LQFP48)|<<http://www.nxp.com/packages/SOT313-2.html<1<week 17, 2005,; |
| 文件頁數(shù)： | 5/47頁 |
| 文件大?。?/td> | 604K |
| 代理商： | SC16C752IB48 |
第1頁第2頁第3頁第4頁當前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁
Philips Semiconductors
SC16C752
Dual UART with 64-byte FIFO
Product data
Rev. 04 — 20 June 2003
5 of 47
9397 750 11635
Koninklijke Philips Electronics N.V. 2003. All rights reserved.
CTSA, CTSB
38, 23
I
Clear to Send (Active-LOW).
These inputs are associated with individual UART
channels A and B. A logic 0 (LOW) on the CTS pins indicates the modem or data set is
ready to accept transmit data from the SC16C752. Status can be tested by reading
MSR[4]. These pins only affect the transmit and receive operations when Auto-CTS
function is enabled via the Enhanced Feature Register EFR[7] for hardware flow
control operation.
Data bus (bi-directional).
These pins are the 8-bit, 3-state data bus for transferring
information to or from the controlling CPU. D0 is the least significant bit and the first
data bit in a transmit or receive serial data stream.
Data Set Ready (Active-LOW).
These inputs are associated with individual UART
channels A and B. A logic 0 (LOW) on these pins indicates the modem or data set is
powered-on and is ready for data exchange with the UART. The state of these inputs is
reflected in the modem status register (MSR).
Data Terminal Ready (Active-LOW).
These outputs are associated with individual
UART channels A and B. A logic 0 (LOW) on these pins indicates that the SC16C752
is powered-on and ready. These pins can be controlled via the modem control register.
Writing a logic 1 to MCR[0] will set the DTR output to logic 0 (LOW), enabling the
modem. The output of these pins will be a logic 1 after writing a logic 0 to MCR[0], or
after a reset.
Signal and power ground.
Interrupt A and B (Active-HIGH).
These pins provide individual channel interrupts
INTA and INTB. INTA and INTB are enabled when MCR[3] is set to a logic 1, interrupt
sources are enabled in the interrupt enable register (IER). Interrupt conditions include:
receiver errors, available receiver buffer data, available transmit buffer space, or when
a modem status flag is detected. INTA, INTB are in the high-impedance state after
reset.
Input/Output Read strobe (Active-LOW).
A HIGH-to-LOW transition on IOR will load
the contents of an internal register defined by address bits A0-A2 onto the SC16C752
data bus (D0-D7) for access by external CPU.
Input/Output Write strobe (Active-LOW).
A LOW-to-HIGH transition on IOW will
transfer the contents of the data bus (D0-D7) from the external CPU to an internal
register that is defined by address bits A0-A2 and CSA and CSB.
Not connected.
D0-D4,
D5-D7
44-48,
1-3
I/O
DSRA, DSRB
39, 20
I
DTRA, DTRB
34, 35
O
GND
INTA, INTB
17
30, 29
I
O
IOR
19
I
IOW
15
I
NC
12, 24,
25, 37
32, 9
-
OPA, OPB
O
User defined outputs.
This function is associated with individual channels A and B.
The state of these pins is defined by the user through the software settings of MCR[3].
INTA-INTB are set to active mode and OPA-OPB to a logic 0 when MCR[3] is set to a
logic 1. INTA-INTB are set to the 3-State mode and OPA-OPB to a logic 1 when
MCR[3] is set to a logic 0. The output of these two pins is HIGH after reset.
Reset.
This pin will reset the internal registers and all the outputs. The UART
transmitter output and the receiver input will be disabled during reset time. RESET is
an active-HIGH input.
Ring Indicator (Active-LOW).
These inputs are associated with individual UART
channels, A and B. A logic 0 on these pins indicates the modem has received a ringing
signal from the telephone line. A LOW-to-HIGH transition on these input pins
generates a modem status interrupt, if enabled. The state of these inputs is reflected
in the modem status register (MSR).
RESET
36
I
RIA, RIB
41, 21
I
Table 2:
Symbol
Pin description
…continued
Pin
Type
Description
相關PDF資料 |
PDF描述 |
|---|---|
| SC16C754 | Quad UART with 64-byte FIFO |
| SC16C754IA68 | Quad UART with 64-byte FIFO |
| SC16C754IB80 | Quad UART with 64-byte FIFO |
| SC2000 | Universal Timeslot Interchange |
| SC2001G-10 | Bus Exchanger |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| SC16C752IB48,128 | 功能描述:UART 接口集成電路 Dual UART 64-byte FIFO RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| SC16C752IB48,151 | 功能描述:UART 接口集成電路 16C 2.5V-5V 2CH UART 64B FIFO RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| SC16C752IB48,157 | 功能描述:UART 接口集成電路 16C 2.5V-5V 2CH UART 64B FIFO RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| SC16C754 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Quad UART with 64-byte FIFO |
| SC16C754B | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:5 V, 3.3 V and 2.5 V quad UART, 5 Mbit/s (max.) with 64-byte FIFOs |
發(fā)布緊急采購，3分鐘左右您將得到回復。