- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372121 > SC16C650BIN40 (NXP SEMICONDUCTORS) 5 V, 3.3 V and 2.5 V UART with 32-byte FIFOs and infrared (IrDA) encoder/decoder PDF資料下載
參數(shù)資料
| 型號(hào)： | SC16C650BIN40 |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 5 V, 3.3 V and 2.5 V UART with 32-byte FIFOs and infrared (IrDA) encoder/decoder |
| 中文描述： | 1 CHANNEL(S), 3M bps, SERIAL COMM CONTROLLER, PDIP40 |
| 封裝： | 0.600 INCH, PLASTIC, MO-015, SOT-129-1, DIP-40 |
| 文件頁數(shù)： | 8/51頁 |
| 文件大?。?/td> | 881K |
| 代理商： | SC16C650BIN40 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當(dāng)前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁
Philips Semiconductors
SC16C650B
UART with 32-byte FIFOs and IrDA encoder/decoder
Product data
Rev. 03 — 10 December 2004
8 of 51
9397 750 14451
Koninklijke Philips Electronics N.V. 2004. All rights reserved.
OUT1,
OUT2
OUT
38, 35
34, 31
-
34, 31 O
Outputs 1 and 2.
These are user-designated output
terminals that are set to the active (low) level by setting
respective modem control register (MCR) bits (OUT1 and
OUT2). OUT1 and OUT2 are set to inactive the (HIGH) level
as a result of Master Reset, during loop mode operations, or
by clearing bit 2 (OUT1) or bit 3 (OUT2) of the MCR.
Receiver clock.
RCLK is the 16
×
baud rate clock for the
receiver section of the UART.
Read inputs.
When either IOR or IOR is active (LOW or
HIGH, respectively) while the UART is selected, the CPU is
allowed to read status information or data from a selected
UART register. Only one of these inputs is required for the
transfer of data during a read operation; the other input
should be tied to its inactive level (i.e., IOR tied LOW or IOR
tied HIGH).
Master Reset.
When active (HIGH), MR clears most UART
registers and sets the levels of various output signals.
Ring indicator.
RI is a modem status signal. Its condition
can be checked by reading bit 6 (RI) of the modem status
register. Bit 2 (
RI) of the modem status register indicates
that RI has transitioned from a LOW to a HIGH level since
the last read from the modem status register. If the modem
status interrupt is enabled when this transition occurs, an
interrupt is generated.
Request to send.
When active, RTS informs the modem or
data set that the UART is ready to receive data. RTS is set to
the active level by setting the RTS modem control register bit
and is set to the inactive (HIGH) level either as a result of a
Master Reset or during loop mode operations or by clearing
bit 1 (RTS) of the MCR. In the auto-RTS mode, RTS is set to
the inactive level by the receiver threshold control logic.
Receiver ready.
Receiver direct memory access (DMA)
signaling is available with RXRDY. When operating in the
FIFO mode, one of two types of DMA signaling can be
selected using the FIFO control register bit 3 (FCR[3]).
When operating in the 16C450 mode, only DMA mode 0 is
allowed. Mode 0 supports single-transfer DMA in which a
transfer is made between CPU bus cycles. Mode 1 supports
multi-transfer DMA in which multiple transfers are made
continuously until the receiver FIFO has been emptied. In
DMA mode 0 (FCR0 = 0 or FCR0 = 1, FCR3 = 0), when
there is at least one character in the receiver FIFO or
receiver holding register, RXRDY is active (LOW). When
RXRDY has been active but there are no characters in the
FIFO or holding register, RXRDY goes inactive (HIGH). In
DMA mode 1 (FCR0 = 1, FCR3 = 1), when the trigger level
or the time-out has been reached, RXRDY goes active
(LOW); when it has been active but there are no more
characters in the FIFO or holding register, it goes inactive
(HIGH).
-
-
23
-
O
RCLK
10
5
4
9
I
IOR
IOR
25
24
20
19
-
14
22
21
I
I
RESET
39
35
24
35
I
RI
43
41
-
39
I
RTS
36
32
21
32
O
RXRDY
32
29
19
29
O
Table 2:
Symbol
Pin description
…continued
Pin
PLCC44 LQFP48 HVQFN32 DIP40
Type
Description
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SC16C652B | 5V, 3.3 V and 2.5V dual UART, 5 Mbit/s (max.),with 32-byte FIFOs and infrared(IrDA) encoder/decoder |
| SC16C652 | Dual UART with 32 bytes of transmit and receive FIFOs |
| SC16C652IB48 | Dual UART with 32 bytes of transmit and receive FIFOs |
| SC16C654IB64 | Quad UART with 64-byte FIFO and infrared (IrDA) encoder/decoder |
| SC16C654 | Quad UART with 64-byte FIFO and infrared (IrDA) encoder/decoder |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SC16C650BIN40,112 | 功能描述:UART 接口集成電路 16CB 2.5V-5V 1CH RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| SC16C652 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Dual UART with 32 bytes of transmit and receive FIFOs |
| SC16C652B | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:5V, 3.3 V and 2.5V dual UART, 5 Mbit/s (max.),with 32-byte FIFOs and infrared(IrDA) encoder/decoder |
| SC16C652BIB48 | 功能描述:UART 接口集成電路 16CB 2.5V-5V 2CH UART 32B FIFO RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| SC16C652BIB48,128 | 功能描述:UART 接口集成電路 16CB 2.5V-5V 2CH RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。