- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372121 > SC16C554DIA68 (NXP SEMICONDUCTORS) Quad UART with 16-byte FIFO and infrared (IrDA) encoder/decoder PDF資料下載
參數(shù)資料
| 型號： | SC16C554DIA68 |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | Quad UART with 16-byte FIFO and infrared (IrDA) encoder/decoder |
| 中文描述： | 4 CHANNEL(S), 5M bps, SERIAL COMM CONTROLLER, PQCC68 |
| 封裝： | PLASTIC, MS-018, SOT-188-2, LCC-68 |
| 文件頁數(shù)： | 10/55頁 |
| 文件大?。?/td> | 276K |
| 代理商： | SC16C554DIA68 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當(dāng)前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁
Philips Semiconductors
SC16C554/554D
Quad UART with 16-byte FIFO and infrared (IrDA) encoder/decoder
Product data
Rev. 05 — 10 May 2004
10 of 55
9397 750 13132
Koninklijke Philips Electronics N.V. 2004. All rights reserved.
D0-D2,
D3-D7
66-68,
1-5
53-55,
56-60
7-9,
11-15
I/O
Data bus (bi-directional).
These pins are the 8-bit, 3-State data bus
for transferring information to or from the controlling CPU. D0 is the
least significant bit and the first data bit in a transmit or receive serial
data stream.
Data Set Ready (Active-LOW).
These inputs are associated with
individual UART channels, A through D. A logic 0 on this pin indicates
the modem or data set is powered-on and is ready for data exchange
with the UART. This pin has no effect on the UART’s transmit or
receive operation.
Data Terminal Ready (Active-LOW).
These outputs are associated
with individual UART channels, A through D. A logic 0 on this pin
indicates that the SC16C554/554D is powered-on and ready. This pin
can be controlled via the modem control register. Writing a logic 1 to
MCR[0] will set the DTR output to logic 0, enabling the modem. This
pin will be a logic 1 after writing a logic 0 to MCR[0], or after a reset.
This pin has no effect on the UART’s transmit or receive operation.
Signal and power ground.
DSRA,
DSRB,
DSRC, DSRD
10, 26,
44, 60
1, 17,
32, 48
22, 39,
62, 79
I
DTRA,
DTRB,
DTRC, DTRD
12, 24,
46, 58
3, 15,
34, 46
24, 37,
64, 77
O
GND
6, 23,
40, 57
15, 21,
49, 55
14, 28,
45, 61
6, 12,
37, 43
16, 36,
56, 76
27, 34,
67, 74
I
INTA, INTB,
INTC, INTD
O
Interrupt A, B, C, D (Active-HIGH).
This function is associated with
the 16 mode only. These pins provide individual channel interrupts
INTA-INTD. INTA-INTD are enabled when MCR[3] is set to a logic 1,
interrupts are enabled in the interrupt enable register (IER), and
when an interrupt condition exists. Interrupt conditions include:
receiver errors, available receiver buffer data, transmit buffer empty,
or when a modem status flag is detected. When the 68 mode is
selected, the functions of these pins are re-assigned. 68 mode
functions are described under their respective name/pin headings.
Interrupt Select (Active-HIGH, with internal pull-down).
This
function is associated with the 16 mode only. When the 16 mode is
selected, this pin can be used in conjunction with MCR[3] to enable
or disable the 3-State interrupts, INTA-INTD, or override MCR[3] and
force continuous interrupts. Interrupt outputs are enabled
continuously by making this pin a logic 1. Making this pin a logic 0
allows MCR[3] to control the 3-State interrupt output. In this mode,
MCR[3] is set to a logic 1 to enable the 3-State outputs. This pin is
disabled in the 68 mode. Due to pin limitations on the 64-pin
packages, this pin is not available. To cover this limitation, the
SC16C654DIB64 version operates in the continuous interrupt enable
mode by bonding this pin to V
CC
internally. The SC16C654IB64
operates with MCR[3] control by bonding this pin to GND.
Input/Output Read strobe (Active-LOW).
This function is
associated with the 16 mode only. A logic 0 transition on this pin will
load the contents of an internal register defined by address bits
A0-A2 onto the SC16C554/554D data bus (D0-D7) for access by
external CPU. This pin is disabled in the 68 mode.
INTSEL
65
-
6
I
IOR
52
40
70
I
Table 2:
Pin description
…continued
Pin
PLCC68 LQFP64 LQFP80
Symbol
Type
Description
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SC16C554DIB64 | Quad UART with 16-byte FIFO and infrared (IrDA) encoder/decoder |
| SC16C554IB80 | Quad UART with 16-byte FIFO and infrared (IrDA) encoder-decoder |
| SC16C650A | Universal Asynchronous Receiver/Transmitter (UART) with 32-byte FIFO and infrared (IrDA) encoder/decoder |
| SC16C650AIA44 | Universal Asynchronous Receiver/Transmitter (UART) with 32-byte FIFO and infrared (IrDA) encoder/decoder |
| SC16C650AIB48 | Universal Asynchronous Receiver/Transmitter (UART) with 32-byte FIFO and infrared (IrDA) encoder/decoder |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SC16C554DIA68,512 | 功能描述:UART 接口集成電路 16C 2.5V-5V 4CH UART 16B FIFO RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| SC16C554DIA68,518 | 功能描述:UART 接口集成電路 16C 2.5V-5V 4CH UART 16B FIFO RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| SC16C554DIA68,529 | 功能描述:UART 接口集成電路 16C 2.5V-5V 4CH UART 16B FIFO RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| SC16C554DIB64 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Quad UART with 16-byte FIFO and infrared (IrDA) encoder/decoder |
| SC16C554DIB64,128 | 功能描述:UART 接口集成電路 16C 2.5V-5V 4CH UART 16B FIFO RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。