參數(shù)資料
型號: SAB82525N
廠商: INFINEON TECHNOLOGIES AG
元件分類: 微控制器/微處理器
英文描述: 2 CHANNEL(S), 4M bps, MULTI PROTOCOL CONTROLLER, PQCC44
封裝: PLASTIC, LCC-44
文件頁數(shù): 99/126頁
文件大?。?/td> 730K
代理商: SAB82525N
Semiconductor Group
74
SAB 82525
SAB 82526
SAF 82525
SAF 82526
The activities during frame transmission (supposed two frames, 18 bytes and 52 bytes) is
shown in figure 35.
Figure 35
Continuous Frames Transmission Sequence Example
Serial
Interface
HSCX
CPU
Interface
ITD00249
18
WR
XTF
Bytes
18
. . .
XME
. . .
32 Bytes
WR
XTF
WR
Bytes
20
. . .
XTF
XPR
XTF + XME
XPR
ITF
Bytes
32
Frame 1
Bytes
Frame 2
Bytes
20
ITF
XPR
DMA Mode
Prior to the data transmission, the length of the next frame to be transmitted must be
programmed via the Transmit Byte Count Registers (XBCH, XBCL). The resulting byte count
equals the programmed value plus one byte, i.e. since 12 bits are provided via XBCH, XBCL
(XBC11. . .XBC0) a frame length of 1 up to 4096 bytes (4 Kbytes) can be selected.
After this, data transmission can be initiated by command (XTF or XIF). The HSCX will then
autonomously request the correct amount of write bus cycles by activating the DRQT line.
Depending on the programmed frame length, block data transfers of
n
× 32-bytes + remainder (n = 0, 1,…128)
are requested everytime a 32-byte FIFO half (transmit pool) is empty and accessible to the
DMA controller.
相關(guān)PDF資料
PDF描述
SAB8289-P 8 MHz, BUS ARBITER AND CONT SIG GEN, PDIP20
SAB82C171-35-P PALETTE-DAC DSPL CTLR, PDIP28
SAB82C176-40-P PALETTE-DAC DSPL CTLR, PDIP28
SAB82C206-N MULTIFUNCTION PERIPHERAL, PQCC84
SAB82C215-12N SPECIALTY MICROPROCESSOR CIRCUIT, PQCC84
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SAB82525N-V2.1 制造商:Siemens 功能描述:82525N-V2.1
SAB82525NV2.1GHSCX 制造商:Infineon Technologies AG 功能描述:
SAB82525N-V2.1GHSCX 制造商:Infineon Technologies AG 功能描述:
SAB82525NV2.1HSCX 制造商:Rochester Electronics LLC 功能描述:- Bulk
SAB82525NV2.2 功能描述:輸入/輸出控制器接口集成電路 T/E RoHS:否 制造商:Silicon Labs 產(chǎn)品: 輸入/輸出端數(shù)量: 工作電源電壓: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-64 封裝:Tray