參數(shù)資料
型號(hào)： SAA7377
廠商： NXP Semiconductors N.V.
英文描述： Digital servo processor and Compact Disc decoder CD7
中文描述： 數(shù)字伺服處理器和CD7抗原光盤(pán)解碼器
文件頁(yè)數(shù)： 17/56頁(yè)
文件大?。?/td> 311K
代理商： SAA7377
1998 Jul 06
17
Philips Semiconductors
Product specifications
Digital servo processor and Compact Disc
decoder (CD7)
SAA7377
7.9
EBU interface
The bi-phase mark digital output signal at pin DOBM is
in accordance with the format defined by the IEC958
specification. The DOBM pin can be held LOW and
selected via register A.
7.9.1
F
ORMAT
The digital audio output consists of 32-bit words
(‘subframes’) transmitted in bi-phase mark code (two
transitions for a logic 1 and one transition for a logic 0).
Words are transmitted in blocks of 384. Table 5 gives the
formats.
Table 5
Format
Table 6
Description of Table 5
Table 7
Bit assignment
FUNCTION
BITS
DESCRIPTION
Sync
Auxiliary
Error flags
Audio sample
Validity flag
User data
Channel status
Parity bit
0 to 3
4 to 7
4
8 to 27
28
29
30
31
not used; normally zero
CFLG error and interpolation flags when selected by register A
first 4 bits not used (always zero). 2’s compliment. LSB = bit 12, MSB = bit 27
valid = logic 0
used for subcode data (Q-to-W)
control bits and category code
even parity for bits 4 to 30
FUNCTION
DESCRIPTION
Sync
The sync word is formed by violation of the bi-phase rule and therefore does not contain any data.
Its length is equivalent to 4 data bits. The 3 different sync patterns indicate the following situations:
sync B: start of a block (384 words), word contains left sample; sync M: word contains left sample
(no block start) and sync W: word contains right sample.
Left and right samples are transmitted alternately.
Audio samples are flagged (bit 28 = 1) if an error has been detected but was uncorrectable. This
flag remains the same even if data is taken after concealment.
Subcode bits Q-to-W from the subcode section are transmitted via the user data bit. This data is
asynchronous with the block rate.
The channel status bit is the same for left and right words. Therefore a block of 384 words contains
192 channel status bits. The category code is always CD. The bit assignment is given in Table 7.
Audio sample
Validity flag
User data
Channel status
FUNCTION
BITS
DESCRIPTION
Control
0 to 3
copy of CRC checked Q-channel control bits 0 to 3; bit 2 is logic 1 when copy
permitted; bit 3 is logic 1 when recording has pre-emphasis
always zero
CD: bit 8 = logic 1, all other bits = logic 0
set by register A; 10 = level I; 00 = level II; 01 = level III
always zero
Reserved mode
Category code
Clock accuracy
Remaining
4 to 7
8 to 15
28 to 29
16 to 27 and
30 to 191
相關(guān)PDF資料
PDF描述
SAA7378GP Single Chip Digital Servo Processor and Compact Disc Decoder
SAA7380 Error correction and host interface IC for CD-ROM ELM
SAA7380GP Error correction and host interface IC for CD-ROM ELM
SAA7381 ATAPI CD-R block decoder
SAA7382GP Error correction and host interface IC for CD-ROM ELM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SAA7377GP 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Digital servo processor and Compact Disc decoder CD7
SAA7377GP/M1,518 功能描述:IC DIGITAL PROCESSOR/CD7 64QFP RoHS:是 類別:集成電路 (IC) >> 線性 - 視頻處理 系列:- 產(chǎn)品變化通告:Product Discontinuation 07/Mar/2011 標(biāo)準(zhǔn)包裝:3,000 系列:OMNITUNE™ 類型:調(diào)諧器 應(yīng)用:移動(dòng)電話，手機(jī)，視頻顯示器 安裝類型:表面貼裝 封裝/外殼:65-WFBGA 供應(yīng)商設(shè)備封裝:PG-WFSGA-65 包裝:帶卷 (TR) 其它名稱:SP000365064
SAA7378GP 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Single Chip Digital Servo Processor and Compact Disc Decoder
SAA7380 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Error correction and host interface IC for CD-ROM ELM
SAA7380GP 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Error correction and host interface IC for CD-ROM ELM
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*