參數(shù)資料
型號(hào)： SAA7134
廠商： NXP Semiconductors N.V.
英文描述： PCI audio and video broadcast decoder
中文描述： PCI音頻和視頻廣播解碼器
文件頁(yè)數(shù)： 23/52頁(yè)
文件大?。?/td> 211K
代理商： SAA7134
2002 Dec 17
23
Philips Semiconductors
Product specification
PCI audio and video broadcast decoder
SAA7134HL
Table 11
Power management table
POWER STATE
DESCRIPTION
D0
Normal operation: all functions accessible and programmable. The default setting after reset and
before driver interaction (D0 un-initialized) switches most of the circuitry of the SAA7134HL into
the power-down mode, effectively such as D3-hot.
First step of reduced power consumption: no functional operation; program registers are not
accessible, but content is maintained. Most of the circuitry of the SAA7134HL is disabled with
exception of the crystal and real-time clock oscillators, so that a quick recovery from D1 to D0 is
possible.
Second step of reduced power consumption: no functional operation; program registers are not
accessible, but content is maintained. All functional circuitry of the SAA7134HL is disabled,
including the crystal and clock oscillators.
Lowest power consumption: no functional operation. The content of the programming registers
gets lost and is set to default values when returning to D0.
D1
D2
D3-hot
7.4.3
DMA
AND CONFIGURABLE
FIFO
The SAA7134HL supports seven DMA channels to
master-write captured active video, audio, raw VBI and
DTV/DVB Transport Streams (TS) into the PCI memory.
Each DMA channel contains inherently the definition of
two buffers, e.g. for odd and even fields in case of
interlaced video, or two alternating buffers to capture
continuous audio stream.
The DMA channels share in time and space one common
FIFO pool of 256 Dwords (1024 bytes) total. It is freely
configurable how much FIFO capacity can be associated
with which DMA channel. Furthermore, a preferred
minimumburstlengthcanbeprogrammed,i.e.theamount
of data to be collected before the request for the PCI-bus
is issued. This means that latency behaviour per DMA
channel can be tailored and optimized for a given
application.
In the event that the FIFO of a certain channel overflows
due to latency conflict on the bus, graceful overflow
recovery is applied. The mount of data that gets lost
becauseitcouldnotbetransmitted,ismonitored(counted)
and the PCI-bus address pointer is incremented
accordingly. Thus new data will be written to the correct
memory place, after the latency conflict is resolved.
7.4.4
V
IRTUAL AND PHYSICAL ADDRESSING
Most operating systems allocate memory to requesting
applications for DMA as continuous ranges in virtual
address space. The data flow over the PCI-bus points to
physical addresses, usually not continuous and split in
pages of 4 kbytes (Intel architecture, most UNIX systems,
Power PC).
The association between the virtual (logic) address space
and the fragmented physical address space is defined in
page tables (system files); see Fig.10.
TheSAA7134HLincorporateshardwaresupport(MMU)to
translate virtual to physical addresses on the fly, by
investigating the related page table information. This
hardware support reduces the demand for real-time
software interaction and interrupt requests, and therefore
saves system resources.
7.4.5
S
TATUS AND INTERRUPTS ON
PCI-
BUS
The SAA7134HL provides a set of status information
aboutinternal signal processing, video and audio standard
detection, peripheral inputs and outputs (pins GPIO) and
behaviour on the PCI-bus. This status information can be
conditionally enabled to raise an interrupt on the PCI-bus,
e.g. completion of a certain DMA channel or buffer, or
change in a detected TV standard, or the state of
peripheral devices.
The cause of an issued interrupt is reported in a dedicated
register, even if the original condition has changed before
the system was able to investigate the interrupt.
相關(guān)PDF資料
PDF描述
SAA7135 Single-chip, analog TV video/stereo DECODER
SAA7139 The Digital Video Decoder/Encoder Modules(數(shù)字視頻譯碼器/編碼器模塊)
SAA7138 The Digital Video Decoder/Encoder Modules(數(shù)字視頻譯碼器/編碼器模塊)
SAA7140A High Performance Scaler HPS
SAA7140B High Performance Scaler HPS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SAA7134HL 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:PCI audio and video broadcast decoder
SAA7134HL/V1,518 功能描述:視頻 IC PCI 9-BIT VID/STEREO RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel
SAA7134HL/V1,557 功能描述:視頻 IC PCI 9-BIT VID/STEREO RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel
SAA7134HLBE 功能描述:視頻 IC PCI 9-BIT VID/STEREO DECODER RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel
SAA7134HLBE-T 功能描述:視頻 IC PCI 9-BIT VID/STEREO DECODER RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*