- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372113 > SAA7129 (NXP Semiconductors N.V.) Digital video encoder PDF資料下載
參數(shù)資料
| 型號： | SAA7129 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | Digital video encoder |
| 中文描述： | 數(shù)字視頻編碼器 |
| 文件頁數(shù)： | 31/56頁 |
| 文件大?。?/td> | 192K |
| 代理商： | SAA7129 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁當前第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁
2000 Mar 08
31
Philips Semiconductors
Product specification
Digital video encoder
SAA7128H; SAA7129H
Table 52
Subaddress 6CH
Table 53
Subaddress 6DH
Table 54
Subaddress 6EH
Table 55
Selection of phase reset mode
BIT
SYMBOL
DESCRIPTION
7 to 0
HTRIG[7:0]
These are the 8 LSBs of the 11-bit code that sets the horizontal trigger phase related to
the signal on RCV1 or RCV2 input. The 3 MSBs are held in subaddress 6DH, see
Table 53. Values above 1715 (FISE = 1) or 1727 (FISE = 0) are not allowed. Increasing
HTRIG[10:0] decreases delays of all internally generated timing signals. Reference
mark: analog output horizontal sync (leading slope) coincides with active edge of RCV
used for triggering at HTRIG[10:0] = 4FH (79).
BIT
SYMBOL
DESCRIPTION
7
6
5
4
3
2
1
0
HTRIG10
HTRIG9
HTRIG8
VTRIG4
VTRIG3
VTRIG2
VTRIG1
VTRIG0
These are the 3 MSBs of the horizontal trigger phase code; see Table 52.
Sets the vertical trigger phase related to signal on RCV1 input. Increasing VTRIG
decreases delays of all internally generated timing signals, measured in half lines;
variation range of VTRIG[4:0] = 0 to 31 (1FH).
BIT
SYMBOL
DESCRIPTION
7
SBLBN
0 = vertical blanking is defined by programming of FAL and LAL; default state after reset
1 = vertical blanking is forced in accordance with “ITU-R BT.624”(50 Hz) or RS170A
(60 Hz)
0 = encoder in normal operation mode
1 = output signal is forced to blanking level; default state after reset
These 2 bits select the phase reset mode of the colour subcarrier generator;
see Table 55.
6
BLCKON
5
4
3
2
1
0
PHRES1
PHRES0
LDEL1
LDEL0
FLC1
FLC0
These 2 bits select the delay on luminance path with reference to chrominance path;
see Table 56.
These 2 bits select field length control; see Table 57.
PHRES1
PHRES0
DESCRIPTION
0
0
1
1
0
1
0
1
no reset or reset via RTCI from SAA7111 if bit RTCE = 1; default value after reset
reset every two lines or SECAM specific if bit SECAM = 1
reset every eight fields
reset every four fields
相關PDF資料 |
PDF描述 |
|---|---|
| SAA7129H | Digital video encoder |
| SAA7130 | PCI video broadcast decoder |
| SAA7134 | PCI audio and video broadcast decoder |
| SAA7135 | Single-chip, analog TV video/stereo DECODER |
| SAA7139 | The Digital Video Decoder/Encoder Modules(數(shù)字視頻譯碼器/編碼器模塊) |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| SAA7129/DENC29A | 制造商:NXP Semiconductors 功能描述: |
| SAA7129AH | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Digital video encoder |
| SAA7129AH/V1,518 | 功能描述:視頻 IC DIG VID ENCODER NTSC PAL SECAM RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
| SAA7129AH/V1,557 | 功能描述:視頻 IC DIG VID ENCODER RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
| SAA7129AHB | 功能描述:視頻 IC DIG VID ENCODER NTSC PAL SECAM RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。