- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372109 > SAA4974H (NXP SEMICONDUCTORS) Besic without ADC PDF資料下載
參數(shù)資料
| 型號： | SAA4974H |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 消費(fèi)家電 |
| 英文描述： | Besic without ADC |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP80 |
| 文件頁數(shù)： | 12/28頁 |
| 文件大小： | 173K |
| 代理商： | SAA4974H |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁當(dāng)前第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
1998 Apr 21
12
Philips Semiconductors
Product specification
Besic without ADC
SAA4974H
Fig.9
Peaking transfer function with variation of
β
(
α
=
1
2
).
(1)
β
=
1
2
.
(2)
β
=
1
4
.
(3)
β
=
1
8
.
(4)
β
= 0.
handbook, halfpage
0
0
2
4
6
8
10
12
14
1/4fs
1/2fs
MGE099
IH_PeakingI
(dB)
(1)
(2)
(3)
(4)
Fig.10 Peaking transfer function with variation of
β
(
α
= 0).
(1)
β
=
1
2
.
(2)
β
=
1
4
.
(3)
β
=
1
8
.
handbook, halfpage
0
0
2
4
6
8
10
1/4fs
1/2fs
MGE100
IH_PeakingI
(dB)
(1)
(2)
(3)
7.1.4
Y-
DELAY
The Y samples can be shifted onto 8 positions with
reference to the UV samples. This shift is meant to account
for a possible difference in delay previous to the
SAA4974H. The zero delay setting is suitable for the
nominal case of aligned input data according to the
interface format standard. The other settings provide one
to seven samples less delay in Y.
7.1.5
S
IDEPANELS AND BLANKING
Sidepanels are generated by switching Y and the 4 MSB
of U and V to certain programmable values. The start and
stop values for the sidepanels with reference to the rising
edge of the HRD signal are programmable in a resolution
of 4 LLD clock cycles. In addition a fine shift of 0 to 3 LLD
clock cycles of both values can be achieved.
Blanking is done by switching Y to value 64 at 10-bit word
and UV to value 0 (in twos complement). Blanking is
controlled by a composite signal HVBDA, existing of a
horizontal part HBDA and a vertical part VBDA. Set and
reset value of the horizontal control signal HBDA are
programmable with reference to the rising edge of the
HRD signal, set and reset value of the vertical control
signal VBDA are programmable with reference to the
rising edge of the VA signal.
The range of the Y output signal can be selected between
9 and 10 bits. In case of 9 bits for the nominal signal there
is room left for under and overshoot (adding up to a total of
10 bits). In case of selecting all 10 bits of the luminance
Digital-to-Analog Converter (DAC) for the nominal signal
any under or overshoot will be clipped. In case of selecting
9 bits of the luminance DAC for the nominal signal under
or overshoots are limited within a programmable range
(see Fig.12).
7.2
Digital-to-analog conversion
Three identical 10-bit DACs are used to map the 4 : 4 : 4
data to analog levels.
7.3
Microprocessor
The SAA4974H contains an embedded
80C51 microprocessor core including 256 byte RAM and
16 kbyte ROM. The microprocessor runs on a 16 MHz
clock, generated by dividing the 32 MHz display clock by a
factor of 2. For controlling internal registers a host
interface, consisting of a parallel address and data bus, is
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SAA4977H | Besic |
| SAA4978 | Picture Improved Combined Network PICNIC |
| SAA4978H | Picture Improved Combined Network PICNIC |
| SAA4979H | Sample rate converter with embedded high quality dynamic noise reduction and expansion port |
| SAA4981 | Monolithic integrated 16 : 9 compressor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SAA4977H | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Besic |
| SAA4978 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Picture Improved Combined Network PICNIC |
| SAA4978H | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Picture Improved Combined Network PICNIC |
| SAA4979H | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Sample rate converter with embedded high quality dynamic noise reduction and expansion port |
| SAA4981 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Monolithic integrated 16 : 9 compressor |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。