- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372108 > SAA1575HL (NXP SEMICONDUCTORS) Global Positioning System (GPS)baseband processor(通用定位系統(tǒng)基帶處理器) PDF資料下載
參數(shù)資料
| 型號： | SAA1575HL |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 通信及網(wǎng)絡(luò) |
| 英文描述： | Global Positioning System (GPS)baseband processor(通用定位系統(tǒng)基帶處理器) |
| 中文描述： | SPECIALTY TELECOM CIRCUIT, PQFP100 |
| 封裝： | 14 X 14 MM, 1.40 MM HEIGHT, PLASTIC, SOT-407-1, LQFP-100 |
| 文件頁數(shù)： | 20/56頁 |
| 文件大?。?/td> | 744K |
| 代理商： | SAA1575HL |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁當前第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁
1999 Jun 04
20
Philips Semiconductors
Product specification
Global Positioning System (GPS)
baseband processor
SAA1575HL
7.7.1
P
ROGRAM MEMORY CHIP SELECT
This signal (PMCS) is an active LOW strobe used to
enable the output of the external code memory. It remains
HIGH when a read code is not in progress.
7.7.2
D
ATA MEMORY CHIP SELECT
This signal (DMCS) is an active LOW strobe used to
enable the external data memory. The SAA1575HL
hardware supports two distinct modes of operation of this
signal (selected in firmware) designed for optimum power
or optimum speed. The standard Philips firmware is
configured for optimum power.
DMCS is taken LOW during an external data read or write
operation to segments 0 to 14 of the memory map.
To prevent the corruption of external data memory, the
DMCS pin is driven on the backup supply voltage and will
be held HIGH once the PWRFAIL signal has been
asserted LOW.
With the standard Philips firmware, the DMCS signal is
gated by the external access read and write strobes. This
should significantly reduce the power consumption of the
external RAM but may require the use of a slightly faster
external memory (depending on clock speed and details of
the external memory used).
7.7.3
R
EAD STROBE
This signal (RD) is an active LOW strobe used to indicate
that the XA is expecting data from the external bus.
7.7.4
W
RITE
LOW
BYTE STROBE
This signal (WRL) is an active LOW strobe used to indicate
that the XA is performing an external write. This strobe
only applies to the lower data byte of the 16-bit data word,
allowing byte writes to be performed from the 16-bit data.
This strobe will also be taken LOW for word write
operations.
7.7.5
W
RITE
HIGH
BYTE STROBE
This signal (WRH) is an active LOW strobe used to
indicate that the XA is performing an external write. This
strobe only applies to the higher data byte of the 16-bit
data word, allowing byte writes to be performed from the
16-bit data. This strobe will also be taken LOW for word
write operations.
7.8
Backup supplies and reset
The SAA1575HL is designed to operate correctly in
situations when the main power supply fails. In addition to
the main core and peripheral power supplies, separate
pins are provided for backup core and peripheral supplies
which enable critical (and low-power) functions to be
maintained during the loss of main power. There is also an
on-chip reset timer which will aid the design of a full
power-down strategy.
7.8.1
S
UPPLY DOMAINS
To allow for the use of inexpensive 5 V external
components, the periphery of the SAA1575HL can be
powered with a higher voltage than the core. Therefore
there is a distinction between the core and peripheral
power supplies. In addition, there is the need to maintain
certain functionality on a low-power supply in the event of
main power failure. Therefore there are 2 additional
supplies required for so-called backup operation. Thus
there are four distinct power supply domains, two for the
core supplies and two for the peripheral supplies.
Table 1
Supply domains
In normal operation, the backup core and pad supplies
should be provided from the main power supply rather than
a low-capacity battery since the power drawn on the
backup supplies while the processor is operating may be
significant. Two output pins, PWRM and PWRB are
provided to control this switching.
SUPPLY
DESCRIPTION
PURPOSE
V
CC(core)
main core
supply (3 V)
provides power for all core
circuits, excluding those
mentioned below
provides power for all pins,
excluding those mentioned
below
powers the real-time clock,
the 32 kHz oscillator and
the 32 kHz de-bounce
circuit; it also produces the
signals for DMCS, PWRM
and PWRB
provides power for the
following pins: DMCS,
PWRM, PWRB and
PWRFAIL
V
CC(P)
main peripheral
supply
(3 to 5 V)
RTC core
supply
(2.4 to 3 V)
V
CC(R)
V
CC(B)
backup
peripheral
supply
(2.4 to 5 V)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SAA2023GP | Drive processor for DCC systems |
| SAA2023 | Drive processor for DCC systems |
| SAA2023H | RES 4.53K OHM 1/16W 0.5% 0402SMD |
| SAA2500 | MPEG Audio Source Decoder |
| SAA2500H | MPEG Audio Source Decoder |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SAA158 | 制造商:SEMIKRON 制造商全稱:Semikron International 功能描述:Fast Avalanche Diodes |
| SAA159 | 制造商:SEMIKRON 制造商全稱:Semikron International 功能描述:Fast Avalanche Diodes |
| SAA160 | 制造商:SEMIKRON 制造商全稱:Semikron International 功能描述:Fast Avalanche Diodes |
| SAA16M8YX6XR4TL | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DOUBLE DATA RATE (DDR) SDRAM |
| SAA16M8YX6XV4TL | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DOUBLE DATA RATE (DDR) SDRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。