- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372108 > SA8028 (NXP Semiconductors N.V.) 2.5 GHz sigma delta fractional-N / 760 MHz IF integer frequency synthesizers PDF資料下載
參數(shù)資料
| 型號： | SA8028 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | 2.5 GHz sigma delta fractional-N / 760 MHz IF integer frequency synthesizers |
| 中文描述： | 2.5千兆赫Σ-Δ小數(shù)N /中頻整數(shù)760兆赫的頻率合成器 |
| 文件頁數(shù)： | 10/28頁 |
| 文件大?。?/td> | 278K |
| 代理商： | SA8028 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
Philips Semiconductors
Product data
SA8028
2.5 GHz sigma delta fractional-N /
760 MHz IF integer frequency synthesizers
2002 Feb 22
10
1.5
The RF phase detector drives the charge pumps on the PHP and
PHI pins, while the IF phase detector drives the charge pump on the
PHA pin. Both the RF and IF charge pump current values are
determined by the current generated at the R
SET
pin
1
. The current
gain can be further programmed by the CP0, CP1 bits in the C-word,
as seen in Table 1.
RF and IF Charge Pumps
Table 1. RF and IF charge pump currents
CP1
2
CP0
I
PHA
0
0
1.5xl
SET
0
1
0.5xl
SET
1
0
1.5xl
SET
1
1
0.5xl
SET
I
PHP
3xI
SET
1xl
SET
3xl
SET
1xl
SET
I
PHP–SU3
15xl
SET
5xl
SET
15xl
SET
5xl
SET
I
PHI
36xl
SET
12xl
SET
0
0
NOTES
1. I
= V
/R
bias current for charge pumps.
2. CP1 = 1 is used to disable the PHI pump.
3. I
PHP–SU
is the total current at pin PHP during speed up condition.
1.6
Charge Pumps Speed-up Mode
The RF charge pumps will enter speed-up mode when STROBE
goes high after A-word has been sent. They will exit speed-up mode
on the next falling edge of STROBE. There is no speed-up mode for
the IF charge pump.
The charge pump, by default, will automatically go into speed-up
mode (which can deliver up to 15*I
SET
for PHP_SU, and 36*I
SET
for
PHI), based on the strobe pulse width following the A-word to
reduce switching speed for large tuning voltage steps (i.e., large
frequency steps). Figure 7 shows the recommended passive loop
filter configuration. Note: This charge pump architecture eliminates
the need for added active switches and reduces external component
count. Furthermore, the programmable charge pump gains provide
some programmability to the loop filter bandwidth.
The duration of speed-up mode is determined by the strobe pulse
that follows the A-word. Recommended optimal strobe width is equal
to the total loop filter capacitance charge time from VCO control
voltage level 1 to VCO control voltage level 2. The strobe width must
not exceed this charge time. An external data processing unit
controls the width of the strobe pulse (e.g.,
×
number of clock
cycles).
In addition, charge pumps will stay in speed-up mode continuously
while Tspu = 1 (in D-word <D15>). The speed-up mode can also be
disabled by programming T
dis-spu
= 1 (in D-word <D16>).
SR02356
VCO
C3
C2
R2
C1
R1
PHP[PHP–SU]
PHI
Figure 7.
Typical passive 3-pole loop filter.
1.7
The output LOCK maintains a logic ‘1’ when the IF phase detector
(AND/ORed) with the RF phase detector indicates a lock condition.
The lock condition for the RF and IF synthesizers is defined as a
phase difference of less than
1 period of the frequency at the input
REF
in+,
REF
in–
. One counter can fulfill the lock condition when the
other counter is powered down. Out of lock (logic ‘0’) is indicated
when both counters are powered down.
Lock Detect
1.8
With power applied to the chip, power-down mode can be entered
either by hardware (external signal on pin PON) or by software (by
programming the PD = Power Down bits (<B10, B9>) in the B-word).
The PON signal is exclusively ORed with the PD bits. If PON = 0,
then the part is powered up when PD = 1 (<B10, B9>). PON can be
used to invert the polarity of the software bits PD. Table 9 of section
2.4.2 illustrates how power-down mode can be implemented.
Power-down mode
During power-down mode the 3-wire bus remains active and
programming-words may be pre-loaded before switching to
power-up mode. If the chip is programmed while in power-down
mode, the RF divider ratio N
RF
is internally presented to the RF
divider on the next falling edge of STROBE after STROBE has gone
high at the end of the A-word. Power-down mode does not reset the
sigma-delta modulator., i.e., power-down mode preserves the state
of the sigma-delta modulator (as long as power is applied to the
chip).
To take advantage of the register pre-loading capability while the
device is in power-down mode, the B-word needs to be sent a
second time (i.e., again, after the A-word), with the PD (<B10, B9>)
bits now programmed for power-up.
If power-up mode is to be controlled by hardware, the PON signal
must be toggled only after the A-word has been sent and STROBE
has gone high and then low.
When the synthesizer is reactivated after power-down mode, the IF
and reference dividers are synchronized to avoid random phase
errors on power-up. There is no power-up synchronization between
the RF divider and the reference clock. After power-up, there is a
delay of four edges (i.e. 1.5 cycles) of the output clock of the
reference divider before the RF phase detector is activated. That
means the reference divider must be powered up for the RF phase
detector to become active.
When initially applying or reapplying power to the chip, and internal
power-up reset pulse is generated which sets the programming-words
to their default values and also resets the sigma-delta modulator to
its “all-0” state. It is also recommended that the D-word be manually
reset to all zeros, following initial power-up, to avoid unknown states.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SA8028W | ECONOLINE: RB & RA - Dual Output from a Single Input Rail- Power Sharing on Output- Industry Standard Pinout- 1kVDC & 2kVDC Isolation- Custom Solutions Available- UL94V-0 Package Material- Efficiency to 85% |
| SA90-0001 | Vector Modulator, 1.94 to 2.24 GHz |
| SA90-0001-DC000 | Dual Linear Driver for Vector Modulators |
| SA90-0001TR | Vector Modulator, 1.94 to 2.24 GHz |
| SA900 | I/Q transmit modulator |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SA8028W | 功能描述:鎖相環(huán) - PLL 2.5GHZ 760MHZ PLL SYNTHESIZER RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
| SA8028W,518 | 功能描述:時鐘合成器/抖動清除器 2.5GHZ 760MHZ PLL RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
| SA8028W,557 | 功能描述:鎖相環(huán) - PLL 2.5GHZ 760MHZ PLL RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
| SA8028WGE | 功能描述:IC PLL FREQ SYNTHESIZER 24-HBCC RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 標準包裝:39 系列:- 類型:* PLL:帶旁路 輸入:時鐘 輸出:時鐘 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:* 封裝/外殼:* 供應(yīng)商設(shè)備封裝:* 包裝:* |
| SA8028W-T | 功能描述:時鐘合成器/抖動清除器 2.5GHZ 760MHZ PLL SYNTHESIZER RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。