參數(shù)資料
型號(hào): S80C52XXX-36SHXXX:R
廠商: ATMEL CORP
元件分類: 微控制器/微處理器
英文描述: 8-BIT, MROM, 36 MHz, MICROCONTROLLER, PQCC44
封裝: PLASTIC, LCC-44
文件頁(yè)數(shù): 7/46頁(yè)
文件大?。?/td> 7004K
139
7593L–AVR–09/12
AT90USB64/128
Note:
1. The CTCn and PWMn1:0 bit definition names are obsolete. Use the WGMn2:0 definitions. However, the functionality and
location of these bits are compatible with previous versions of the timer.
15.10.3
TCCR1B – Timer/Counter1 Control Register B
15.10.4
TCCR3B – Timer/Counter3 Control Register B
Bit 7 – ICNCn: Input Capture Noise Canceler
Setting this bit (to one) activates the Input Capture Noise Canceler. When the Noise Canceler is
activated, the input from the Input Capture Pin (ICPn) is filtered. The filter function requires four
successive equal valued samples of the ICPn pin for changing its output. The input capture is
therefore delayed by four Oscillator cycles when the noise canceler is enabled.
Bit 6 – ICESn: Input Capture Edge Select
This bit selects which edge on the Input Capture Pin (ICPn) that is used to trigger a capture
event. When the ICESn bit is written to zero, a falling (negative) edge is used as trigger, and
when the ICESn bit is written to one, a rising (positive) edge will trigger the capture.
When a capture is triggered according to the ICESn setting, the counter value is copied into the
Input Capture Register (ICRn). The event will also set the Input Capture Flag (ICFn), and this
can be used to cause an Input Capture Interrupt, if this interrupt is enabled.
When the ICRn is used as TOP value (see description of the WGMn3:0 bits located in the
TCCRnA and the TCCRnB Register), the ICPn is disconnected and consequently the input cap-
ture function is disabled.
Bit 5 – Reserved bit
This bit is reserved for future use. For ensuring compatibility with future devices, this bit must be
written to zero when TCCRnB is written.
Bit 4:3 – WGMn3:2: Waveform Generation mode
See TCCRnA Register description.
11
1
0
1
PWM, phase correct
OCRnA
TOP
BOTTOM
12
1
0
CTC
ICRn
Immediate
MAX
13
110
1
(Reserved)
14
1
0
Fast PWM
ICRn
TOP
15
1
Fast PWM
OCRnA
TOP
Table 15-4.
Waveform Generation mode bit description
(1). (Continued)
Mode
WGMn3
WGMn2
(CTCn)
WGMn1
(PWMn1)
WGMn0
(PWMn0)
Timer/Counter mode of
operation
TOP
Update of
OCRn
x at
TOVn flag
set on
Bit
7
65
4
3
21
0
ICNC1
ICES1
WGM13
WGM12
CS12
CS11
CS10
TCCR1B
Read/write
R/W
R
R/W
Initial value
0
Bit
7654
3
2
10
ICNC3
ICES3
WGM33
WGM32
CS32
CS31
CS30
TCCR3B
Read/write
R/W
R
R/W
Initial value
0000
0
00
相關(guān)PDF資料
PDF描述
MS80C51T-16D 8-BIT, MROM, 16 MHz, MICROCONTROLLER, PQCC44
MF280C51C-12D 8-BIT, MROM, 12 MHz, MICROCONTROLLER, PQFP44
MF180C51-16D 8-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP44
MC80C52XXX-20SB 8-BIT, MROM, 20 MHz, MICROCONTROLLER, CDIP40
MQ80C52CXXX-25SB 8-BIT, MROM, 25 MHz, MICROCONTROLLER, CQFP44
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
S80C54 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:CHMOS SINGLE-CHIP 8-BIT MICROCONTROLLER
S80C54-1 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:CHMOS SINGLE-CHIP 8-BIT MICROCONTROLLER
S80C54-2 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:CHMOS SINGLE-CHIP 8-BIT MICROCONTROLLER
S80C54-20 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller
S80C54-24 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:CHMOS SINGLE-CHIP 8-BIT MICROCONTROLLER