參數(shù)資料
型號: S71PL129JA0BAW9U0
廠商: Spansion Inc.
英文描述: Stacked Multi-Chip Product (MCP) Flash Memory
中文描述: 堆疊式多芯片產(chǎn)品(MCP)的快閃記憶體
文件頁數(shù): 59/149頁
文件大小: 2693K
代理商: S71PL129JA0BAW9U0
June 4, 2004 S29PL129J_MCP_00_A0
S29PL129J for MCP
59
A d v a n c e I n f o r m a t i o n
During an Embedded Program or Erase algorithm operation, successive read cy-
cles to any address cause DQ6 to toggle. The system may use either OE# or CE#
to control the read cycles. When the operation is complete, DQ6 stops toggling.
After an erase command sequence is written, if all sectors selected for erasing
are protected, DQ6 toggles for approximately 400 μs, then returns to reading
array data. If not all selected sectors are protected, the Embedded Erase algo-
rithm erases the unprotected sectors, and ignores the selected sectors that are
protected.
The system can use DQ6 and DQ2 together to determine whether a sector is ac-
tively erasing or is erase-suspended. When the device is actively erasing (that is,
the Embedded Erase algorithm is in progress), DQ6 toggles. When the device en-
ters the Erase Suspend mode, DQ6 stops toggling. However, the system must
also use DQ2 to determine which sectors are erasing or erase-suspended. Alter-
natively, the system can use DQ7 (see
“DQ7: Data# Polling”
on page 56).
If a program address falls within a protected sector, DQ6 toggles for approxi-
mately 1 μs after the program command sequence is written, then returns to
reading array data.
DQ6 also toggles during the erase-suspend-program mode, and stops toggling
once the Embedded Program algorithm is complete.
Table 14
shows the outputs for Toggle Bit I on DQ6.
Figure 7
shows the toggle bit
algorithm.
Figure 19
in
“Read Operation Timings”
shows the toggle bit timing di-
agrams.
Figure 20
shows the differences between DQ2 and DQ6 in graphical
form. See also “
DQ2: Toggle Bit II
”.
Figure 7. Toggle Bit Algorithm
START
No
Yes
Yes
DQ5 = 1
No
Yes
Toggle Bit
= Toggle
No
Program/Erase
Operation Not
Complete, Write
Reset Command
Program/Erase
Operation Complete
Toggle Bit
= Toggle
Read Byte Twice
(DQ7–DQ0)
Address = VA
Read Byte
(DQ7–DQ0)
Address =VA
Read Byte
(DQ7–DQ0)
Address =VA
相關(guān)PDF資料
PDF描述
S71PL129JC0BAW9U2 Stacked Multi-Chip Product (MCP) Flash Memory
S71PL129JA0 FAN MOTOR IMP 101.6X55MM 48V TTL
S71PL129JA0BAI9Z2 Stacked Multi-Chip Product (MCP) Flash Memory
S71PL129JA0BAI9Z3 Stacked Multi-Chip Product (MCP) Flash Memory
S71PL129JA0BAW9Z2 Stacked Multi-Chip Product (MCP) Flash Memory
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
S71PL129JA0BAW9U2 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Stacked Multi-Chip Product (MCP) Flash Memory
S71PL129JA0BAW9U3 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Stacked Multi-Chip Product (MCP) Flash Memory
S71PL129JA0BAW9Z0 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Stacked Multi-Chip Product (MCP) Flash Memory
S71PL129JA0BAW9Z2 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Stacked Multi-Chip Product (MCP) Flash Memory
S71PL129JA0BAW9Z3 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Stacked Multi-Chip Product (MCP) Flash Memory