- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄365444 > S71PL129JA0 (Spansion Inc.) FAN MOTOR IMP 101.6X55MM 48V TTL PDF資料下載
參數(shù)資料
| 型號(hào)： | S71PL129JA0 |
| 廠商： | Spansion Inc. |
| 英文描述： | FAN MOTOR IMP 101.6X55MM 48V TTL |
| 中文描述： | 堆疊式多芯片產(chǎn)品（MCP）的快閃記憶體 |
| 文件頁數(shù)： | 41/149頁 |
| 文件大小： | 2693K |
| 代理商： | S71PL129JA0 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁當(dāng)前第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁
June 4, 2004 S29PL129J_MCP_00_A0
S29PL129J for MCP
41
A d v a n c e I n f o r m a t i o n
Hardware Data Protection
The command sequence requirement of unlock cycles for programming or erasing
provides data protection against inadvertent writes. In addition, the following
hardware data protection measures prevent accidental erasure or programming,
which might otherwise be caused by spurious system level signals during V
CC
power-up and power-down transitions, or from system noise.
Low V
CC
W rite I nhibit
When V
CC
is less than V
LKO
, the device does not accept any write cycles. This pro-
tects data during V
CC
power-up and power-down. The command register and all
internal program/erase circuits are disabled, and the device resets to the read
mode. Subsequent writes are ignored until V
CC
is greater than V
LKO
. The system
must provide the proper signals to the control pins to prevent unintentional writes
when V
CC
is greater than V
LKO
.
W rite Pulse “ Glitch” Protection
Noise pulses of less than 3 ns (typical) on OE#, CE1#, CE2# or WE# do not ini-
tiate a write cycle.
Logical I nhibit
Write cycles are inhibited by holding any one of OE# = V
IL
, CE1# = CE2# = V
IH
or WE# = V
IH
. To initiate a write cycle, CE1# / CE2# and WE# must be a logical
zero while OE# is a logical one.
Pow er-Up W rite I nhibit
If WE# = CE# (CE1#, CE2# in PL129J) = V
IL
and OE# = V
IH
during power up,
the device does not accept commands on the rising edge of WE#. The internal
state machine is automatically reset to the read mode on power-up.
Figure 3. Secured Silicon Sector Protect Verify
Write 60h to
any address
Write 40h to SecSi
Sector address
with A6 = 0,
A1 = 1, A0 = 0
START
RESET# =
V
IH
or V
ID
Wait 1
μ
s
Read from SecSi
Sector address
with A6 = 0,
A1 = 1, A0 = 0
If data = 00h,
SecSi Sector is
unprotected.
If data = 01h,
SecSi Sector is
protected.
Remove V
or V
ID
from RESET#
Write reset
command
SecSi Sector
Protect Verify
complete
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S71PL129JA0BAI9Z2 | Stacked Multi-Chip Product (MCP) Flash Memory |
| S71PL129JA0BAI9Z3 | Stacked Multi-Chip Product (MCP) Flash Memory |
| S71PL129JA0BAW9Z2 | Stacked Multi-Chip Product (MCP) Flash Memory |
| S71PL129JA0BAW9Z3 | Stacked Multi-Chip Product (MCP) Flash Memory |
| S71PL129JA0BFI9B0 | Stacked Multi-Chip Product (MCP) Flash Memory |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S71PL129JA0BAI9B0 | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Stacked Multi-Chip Product (MCP) Flash Memory |
| S71PL129JA0BAI9B2 | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Stacked Multi-Chip Product (MCP) Flash Memory |
| S71PL129JA0BAI9B3 | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Stacked Multi-Chip Product (MCP) Flash Memory |
| S71PL129JA0BAI9P0 | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Stacked Multi-Chip Product (MCP) Flash Memory |
| S71PL129JA0BAI9P2 | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Stacked Multi-Chip Product (MCP) Flash Memory |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。