- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄365444 > S71PL129JA0 (Spansion Inc.) FAN MOTOR IMP 101.6X55MM 48V TTL PDF資料下載
參數(shù)資料
| 型號(hào)： | S71PL129JA0 |
| 廠商： | Spansion Inc. |
| 英文描述： | FAN MOTOR IMP 101.6X55MM 48V TTL |
| 中文描述： | 堆疊式多芯片產(chǎn)品（MCP）的快閃記憶體 |
| 文件頁(yè)數(shù)： | 12/149頁(yè) |
| 文件大?。?/td> | 2693K |
| 代理商： | S71PL129JA0 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)當(dāng)前第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)
Publication Number
S29PL129J_MCP_00
Revision
A
Amendment
0
Issue Date
June 4, 2004
ADVANCE
INFORMATION
S29PL129J for MCP
128 Megabit (8 M x 16-Bit)
CMOS 3.0 Volt-only, Simultaneous Read/Write
Flash Memory with Enhanced VersatileIO
TM
Control
Distinctive Characteristics
Architectural Advantages
128 Mbit Page Mode devices
— Page size of 8 words: Fast page read access from
random locations within the page
Single pow er supply operation
— Full Voltage range: 2.7 to 3.6 volt read, erase, and
program operations for battery-powered applications
Dual Chip Enable inputs ( only in PL129J )
— Two CE# inputs control selection of each half of the
memory space
Simultaneous Read/ W rite Operation
— Data can be continuously read from one bank while
executing erase/program functions in another bank
— Zero latency switching from write to read operations
FlexBank Architecture
— 4 separate banks, with up to two simultaneous
operations per device
— CE#1 controlled banks:
Bank 1A:
- 16Mbit (4Kw x 8 and 32Kw x 31)
Bank 1B:
- 48Mbit (32Kw x 96)
— CE#2 controlled banks:
Bank 2A:
- 48 Mbit (32Kw x 96)
Bank 2B:
- 16Mbit (4Kw x 8 and 32Kw x 31)
Enhanced V ersatileI / O
TM
( V
I O
) Control
— Output voltage generated and input voltages
tolerated on all control inputs and I/Os is determined
by the voltage on the V
IO
pin
Secured Silicon Sector region
— Up to 128 words accessible through a command
sequence
— Up to 64 factory-locked words
— Up to 64 customer-lockable words
Both top and bottom boot blocks in one device
Manufactured on 110 nm process technology
Data Retention: 20 years typical
Cycling Endurance: 1 million cycles per sector
typical
Performance Characteristics
High Performance
— Page access times as fast as 20 ns
— Random access times as fast as 55 ns
Pow er consumption ( typical values at 10 MHz)
— 45 mA active read current
— 17 mA program/erase current
— 0.2 μA typical standby mode current
Softw are Features
Softw are command-set compatible w ith J EDEC
42.4 standard
— Backward compatible with Am29F, Am29LV,
Am29DL, and AM29PDL families and MBM29QM/RM,
MBM29LV, MBM29DL, MBM29PDL families
CFI ( Common Flash I nterface) compliant
— Provides device-specific information to the system,
allowing host software to easily reconfigure for
different Flash devices
Erase Suspend / Erase Resume
— Suspends an erase operation to allow read or
program operations in other sectors of same bank
Unlock Bypass Program command
— Reduces overall programming time when issuing
multiple program command sequences
Hardw are Features
R eady/ Busy# pin ( RY / BY # )
— Provides a hardware method of detecting program or
erase cycle completion
Hardw are reset pin ( RESET# )
— Hardware method to reset the device to reading
array data
W P# / ACC ( W rite Protect/ Acceleration) input
— At V
IL
, hardware level protection for the first and
last two 4K word sectors.
— At V
IH
, allows removal of sector protection
— At V
HH
, provides accelerated programming in a
factory setting
Persistent Sector Protection
— A command sector protection method to lock
combinations of individual sectors and sector groups
Datasheet
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S71PL129JA0BAI9Z2 | Stacked Multi-Chip Product (MCP) Flash Memory |
| S71PL129JA0BAI9Z3 | Stacked Multi-Chip Product (MCP) Flash Memory |
| S71PL129JA0BAW9Z2 | Stacked Multi-Chip Product (MCP) Flash Memory |
| S71PL129JA0BAW9Z3 | Stacked Multi-Chip Product (MCP) Flash Memory |
| S71PL129JA0BFI9B0 | Stacked Multi-Chip Product (MCP) Flash Memory |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S71PL129JA0BAI9B0 | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Stacked Multi-Chip Product (MCP) Flash Memory |
| S71PL129JA0BAI9B2 | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Stacked Multi-Chip Product (MCP) Flash Memory |
| S71PL129JA0BAI9B3 | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Stacked Multi-Chip Product (MCP) Flash Memory |
| S71PL129JA0BAI9P0 | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Stacked Multi-Chip Product (MCP) Flash Memory |
| S71PL129JA0BAI9P2 | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Stacked Multi-Chip Product (MCP) Flash Memory |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。