- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄365393 > S29GL128N10FFIV23 (SPANSION LLC) 3.0 Volt-only Page Mode Flash Memory featuring 110 nm MirrorBit⑩ Process Technology PDF資料下載
參數(shù)資料
| 型號(hào)： | S29GL128N10FFIV23 |
| 廠商： | SPANSION LLC |
| 元件分類： | DRAM |
| 英文描述： | 3.0 Volt-only Page Mode Flash Memory featuring 110 nm MirrorBit⑩ Process Technology |
| 中文描述： | 8M X 16 FLASH 3V PROM, 100 ns, PBGA64 |
| 封裝： | 13 X 11 MM, 1MM PITCH, LEAD FREE, FBGA-64 |
| 文件頁數(shù)： | 17/100頁 |
| 文件大?。?/td> | 952K |
| 代理商： | S29GL128N10FFIV23 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當(dāng)前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁
S29GL-N_00_B3 October 13, 2006
S29GL-N MirrorBit Flash Family
15
D a t a S h e e t
If the system asserts V
HH
on this pin, the device automatically enters the aforementioned Un-
lock Bypass mode, temporarily unprotects any protected sector groups, and uses the higher
voltage on the pin to reduce the time required for program operations. The system would use
a two-cycle program command sequence as required by the Unlock Bypass mode. Removing
V
HH
from the WP#/ACC pin returns the device to normal operation.
Note that the WP#/ACC
pin must not be at V
HH
for operations other than accelerated programming, or device damage
may result. WP# has an internal pullup; when unconnected, WP# is at V
IH
.
Autoselect Functions
If the system writes the autoselect command sequence, the device enters the autoselect
mode. The system can then read autoselect codes from the internal register (which is sepa-
rate from the memory array) on DQ7–DQ0. Standard read cycle timings apply in this mode.
Refer to the
Autoselect Mode on page 37
and
Autoselect Command Sequence on page 51
,
for more information.
Standby Mode
When the system is not reading or writing to the device, it can place the device in the standby
mode. In this mode, current consumption is greatly reduced, and the outputs are placed in
the high impedance state, independent of the OE# input.
The device enters the CMOS standby mode when the CE# and RESET# pins are both held at
V
IO
± 0.3 V. (Note that this is a more restricted voltage range than V
IH
.) If CE# and RESET#
are held at V
IH
, but not within V
IO
± 0.3 V, the device is in the standby mode, but the standby
current is greater. The device requires standard access time (t
CE
) for read access when the
device is in either of these standby modes, before it is ready to read data.
If the device is deselected during erasure or programming, the device draws active current
until the operation is completed.
Refer to
DC Characteristics on page 74
for the standby current specification.
Automatic Sleep Mode
The automatic sleep mode minimizes Flash device energy consumption. The device automat-
ically enables this mode when addresses remain stable for t
ACC
+ 30 ns. The automatic sleep
mode is independent of the CE#, WE#, and OE# control signals. Standard address access
timings provide new data when addresses are changed. While in sleep mode, output data is
latched and always available to the system. Refer to
DC Characteristics on page 74
for the
automatic sleep mode current specification.
RESET# : Hardw are Reset Pin
The RESET# pin provides a hardware method of resetting the device to reading array data.
When the RESET# pin is driven low for at least a period of t
RP
, the device immediately termi-
nates any operation in progress, tristates all output pins, and ignores all read/write
commands for the duration of the RESET# pulse. The device also resets the internal state
machine to reading array data. The operation that was interrupted should be reinitiated once
the device is ready to accept another command sequence, to ensure data integrity.
Current is reduced for the duration of the RESET# pulse. When RESET# is held at V
SS
± 0.3 V,
the device draws CMOS standby current (I
CC5
). If RESET# is held at V
IL
but not within
V
SS
± 0.3 V, the standby current is greater.
The RESET# pin may be tied to the system reset circuitry. A system reset would thus also
reset the Flash memory, enabling the system to read the boot-up firmware from the Flash
memory.
Refer to the AC Characteristics tables for RESET# parameters and to
Figure 13, on page 79
for the timing diagram.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S29GL128N10TAI010 | 3.0 Volt-only Page Mode Flash Memory featuring 110 nm MirrorBit⑩ Process Technology |
| S29GL128N10TAI012 | 3.0 Volt-only Page Mode Flash Memory featuring 110 nm MirrorBit⑩ Process Technology |
| S29GL128N11FAI010 | 3.0 Volt-only Page Mode Flash Memory featuring 110 nm MirrorBit⑩ Process Technology |
| S29GL128N11FAI012 | 3.0 Volt-only Page Mode Flash Memory featuring 110 nm MirrorBit⑩ Process Technology |
| S29GL128N11FAI013 | 3.0 Volt-only Page Mode Flash Memory featuring 110 nm MirrorBit⑩ Process Technology |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S29GL128N10TF101 | 制造商:Spansion 功能描述: |
| S29GL128N10TFI010 | 功能描述:IC FLASH 制造商:cypress semiconductor corp 系列:GL-N 包裝:托盤 零件狀態(tài):在售 存儲(chǔ)器類型:非易失 存儲(chǔ)器格式:閃存 技術(shù):FLASH - NOR 存儲(chǔ)容量:128Mb （16M x 8，8M x 16） 寫周期時(shí)間 - 字，頁:100ns 訪問時(shí)間:100ns 存儲(chǔ)器接口:并聯(lián) 電壓 - 電源:2.7 V ~ 3.6 V 工作溫度:-40°C ~ 85°C（TA） 安裝類型:表面貼裝 封裝/外殼:56-TFSOP（0.724"，18.40mm 寬） 供應(yīng)商器件封裝:56-TSOP 標(biāo)準(zhǔn)包裝:91 |
| S29GL128N10TFI020 | 制造商:Spansion 功能描述:S29GL128N10TFI020 制造商:Spansion 功能描述:Flash - NOR IC |
| S29GL128N11FAI020 | 制造商:Spansion 功能描述:Flash Mem Parallel 3V/3.3V 128M-Bit 16M x 8/8M x 16 110ns 64-Pin Fortified BGA Tray |
| S29GL128N11FAI023 | 制造商:Spansion 功能描述:Flash Mem Parallel 3V/3.3V 128M-Bit 16M x 8/8M x 16 110ns 64-Pin Fortified BGA T/R |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。