參數(shù)資料
型號(hào): S29GL064M90TAIR73
廠商: SPANSION LLC
元件分類: DRAM
英文描述: 256,128,64,32,Megabit 3.0 Volt-only Page Mode Flash Memory featuring 0.23 レm MirrorBit Process Technology
中文描述: 4M X 16 FLASH 3V PROM, 90 ns, PDSO48
封裝: MO-142EC, TSOP-48
文件頁(yè)數(shù): 24/116頁(yè)
文件大小: 1656K
代理商: S29GL064M90TAIR73
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)當(dāng)前第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)
22
S29GL-M MirrorBit
TM
Flash Family
S29GL-M_00_B6 October 10, 2006
D a t a S h e e t
Device Bus Operations
This section describes the requirements and use of the device bus operations, which are initiated
through the internal command register. The command register itself does not occupy any addres-
sable memory location. The register is a latch used to store the commands, along with the
address and data information needed to execute the command. The contents of the register serve
as inputs to the internal state machine. The state machine outputs dictate the function of the de-
vice.
Table 5
lists the device bus operations, the inputs and control levels they require, and the
resulting output. The following subsections describe each of these operations in further detail.
Legend:
L = Logic Low = V
IL
, H = Logic High = V
IH
, V
ID
= 11.5–12.5
V,
V
HH
= 11.5 V – 12.5
V, X = Don’t Care, SA = Sector Address, A
IN
= Address In,
D
IN
= Data In, D
OUT
= Data Out
Notes:
1.
Addresses are Amax:A0 in word mode; Amax:A-1 in byte mode. Sector addresses are Amax:A15
in both modes.
2.
The sector protect and sector unprotect functions may also be implemented via programming
equipment. See the “Sector Group Protection and Unprotection” section.
3.
If WP# = V
IL
, the first or last sector remains protected (for uniform sector devices), and the two
outer boot sectors are protected (for boot sector devices). If WP# = V
, the first or last sector, or
the two outer boot sectors are protected or unprotected as determined by the method described in
“Sector Group Protection and Unprotection”. All sectors are unprotected when shipped from the
factory (The Secured Silicon Sector may be factory protected depending on version ordered.)
4.
D
or D
OUT
as required by command sequence, data polling, or sector protect algorithm (see
Figure 2
).
Word/Byte Configuration
The BYTE# pin controls whether the device data I/O pins operate in the byte or word configura-
tion. If the BYTE# pin is set at logic ‘1’, the device is in word configuration, DQ0–DQ15 are active
and controlled by CE# and OE#.
If the BYTE# pin is set at logic ‘0’, the device is in byte configuration, and only data I/O pins DQ0–
DQ7 are active and controlled by CE# and OE#. The data I/O pins DQ8–DQ14 are tri-stated, and
the DQ15 pin is used as an input for the LSB (A-1) address function.
Requirements for Reading Array Data
To read array data from the outputs, the system must drive the CE# and OE# pins to V
IL
. CE# is
the power control and selects the device. OE# is the output control and gates array data to the
output pins. WE# should remain at V
IH
.
Table 5. Device Bus Operations
Operation
CE#
OE
#
W E#
RESET#
W P#
AC
C
Addresses
(
Note 1
)
DQ0–
DQ7
DQ8–DQ15
BYTE#
= V
IH
BY TE#
= V
IL
Read
L
L
H
H
X
X
A
IN
D
OUT
D
OUT
DQ8–DQ14
= High-Z,
DQ15 = A-1
Write (Program/Erase)
L
H
L
H
(
Note 3
)
X
A
IN
(
Note 4
)
(
Note 4
)
Accelerated Program
L
H
L
H
(
Note 3
) V
HH
A
IN
(
Note 4
)
(
Note 4
)
Standby
V
±
0.3 V
X
X
V
±
0.3 V
X
H
X
High-Z
High-Z
High-Z
Output Disable
L
H
H
H
X
X
X
High-Z
High-Z
High-Z
Reset
X
X
X
L
X
X
X
High-Z
High-Z
High-Z
Sector Group Protect
(
Note 2
)
L
H
L
V
ID
H
X
SA, A6 = L,
A3= L, A2= L,
A1= H, A0= L
(
Note 4
)
X
X
Sector Group Unprotect
(
Note 2
)
L
H
L
V
ID
H
X
SA, A6= H,
A3= L, A2= L,
A1= H, A0= L
(
Note 4
)
X
X
Temporary Sector
Group Unprotect
X
X
X
V
ID
H
X
A
IN
(
Note 4
)
(
Note 4
)
High-Z
相關(guān)PDF資料
PDF描述
S29GL064M90TAIR80 256,128,64,32,Megabit 3.0 Volt-only Page Mode Flash Memory featuring 0.23 レm MirrorBit Process Technology
S29GL064M90TAIR82 256,128,64,32,Megabit 3.0 Volt-only Page Mode Flash Memory featuring 0.23 レm MirrorBit Process Technology
S29GL064M90TAIR83 256,128,64,32,Megabit 3.0 Volt-only Page Mode Flash Memory featuring 0.23 レm MirrorBit Process Technology
S29GL064M90TAIR90 256,128,64,32,Megabit 3.0 Volt-only Page Mode Flash Memory featuring 0.23 レm MirrorBit Process Technology
S29GL064M90TBIR90 256,128,64,32,Megabit 3.0 Volt-only Page Mode Flash Memory featuring 0.23 レm MirrorBit Process Technology
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
S29GL064M90TFIR20 制造商:Spansion 功能描述:Flash Mem Parallel 3V/3.3V 64M-Bit 8M x 8/4M x 16 90ns 56-Pin TSOP Tray
S29GL064M90TFIR30 制造商:Spansion 功能描述:Flash Mem Parallel 3V/3.3V 64M-Bit 8M x 8/4M x 16 90ns 48-Pin TSOP Tray
S29GL064M90TFIR4 制造商:Spansion 功能描述:IC,EEPROM,NOR FLASH,4MX16/8MX8,CMOS,TSSOP,48PIN,PLASTIC
S29GL064M90TFIR40 制造商:Spansion 功能描述:Flash Mem Parallel 3V/3.3V 64M-Bit 8M x 8/4M x 16 90ns 48-Pin TSOP Tray 制造商:Spansion 功能描述:IC,EEPROM,NOR FLASH,4MX16/8MX8,CMOS,TSSOP,48PIN,PLASTIC
S29GL064M90TFIR60 制造商:Spansion 功能描述:Flash Mem Parallel 3.3V 64M-Bit 4M x 16 90ns 48-Pin TSOP Tray