- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄365390 > S29CD016J1MQFM133 (SPANSION LLC) 32/16 Megabit CMOS 2.6 Volt or 3.3 Volt-only Simultaneous Read/Write, Dual Boot, Burst Mode Flash Memory with VersatileI/O PDF資料下載
參數(shù)資料
| 型號(hào)： | S29CD016J1MQFM133 |
| 廠商： | SPANSION LLC |
| 元件分類： | PROM |
| 英文描述： | 32/16 Megabit CMOS 2.6 Volt or 3.3 Volt-only Simultaneous Read/Write, Dual Boot, Burst Mode Flash Memory with VersatileI/O |
| 中文描述： | 512K X 32 FLASH 2.7V PROM, 54 ns, PQFP80 |
| 封裝： | LEAD FREE, PLASTIC, MO-108CB-1, QFP-80 |
| 文件頁(yè)數(shù)： | 21/76頁(yè) |
| 文件大?。?/td> | 1245K |
| 代理商： | S29CD016J1MQFM133 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)當(dāng)前第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)
September27,2006 S29CD-J_CL-J_00_B1
S29CD-J & S29CL-J Flash Family
19
D a t a
S h e e t
( P r e l i m i n a r y )
8.
Device Operations
This section describes the read, program, erase, simultaneous read/write operations, and reset features of
the Flash devices.
Operations are initiated by writing specific commands or a sequence with specific address and data patterns
into the command register (see
Table 8.1
). The command register itself does not occupy any addressable
memory location; rather, it is composed of latches that store the commands, along with the address and data
information needed to execute the command. The contents of the register serve as input to the internal state
machine; the state machine outputs dictate the function of the device. Writing incorrect address and data
values or writing them in an improper sequence may place the device in an unknown state, in which case the
system must write the reset command in order to return the device to the reading array data mode.
8.1
Device Operation Table
The device must be set up appropriately for each operation.
Table 8.1
describes the required state of each
control pin for any particular operation.
Legend
L = Logic Low = V
IL
, H = Logic High = V
IH
, X = Don’t care.
Notes
1. WP# controls the two outermost sectors of the top boot block or the two outermost sectors of the bottom boot block.
2. DQ0 reflects the sector PPB (or sector group PPB) and DQ1 reflects the DYB.
Table 8.1
Device Bus Operation
Operation
CE#
OE#
WE#
RESET#
CLK
ADV#
Addresses
Data
(DQ0–DQ31)
Read
L
L
H
H
X
X
A
IN
A
IN
D
OUT
D
IN
Asynchronous Write
L
H
L
H
X
X
Synchronous Write
L
H
L
H
A
IN
D
IN
Standby (CE#)
H
X
X
H
X
X
X
HIGH Z
Output Disable
L
H
H
H
X
X
HIGH Z
HIGH Z
Reset
X
X
X
L
X
X
X
HIGH Z
PPB Protection Status (Note 2)
L
L
H
H
X
X
Sector Address,
A9 = V
ID
,
A7 – A0 = 02h
00000001h, (protected)
A6 = H
00000000h (unprotect)
A6 = L
Burst Read Operations
Load Starting Burst Address
L
X
H
H
A
IN
X
Advance Burst to next address
with appropriate Data presented
on the Data bus
L
L
H
H
H
X
Burst Data Out
Terminate Current Burst Read Cycle
H
X
H
H
X
X
HIGH Z
Terminate Current Burst
Read Cycle with RESET#
X
X
H
L
X
X
X
HIGH Z
Terminate Current Burst Read Cycle;
Start New Burst Read Cycle
L
H
H
H
A
IN
X
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S29GL064M90FCIR83 | 256,128,64,32,Megabit 3.0 Volt-only Page Mode Flash Memory featuring 0.23 レm MirrorBit Process Technology |
| S29GL064M90TAIR32 | 256,128,64,32,Megabit 3.0 Volt-only Page Mode Flash Memory featuring 0.23 レm MirrorBit Process Technology |
| S29GL064M90TAIR33 | 256,128,64,32,Megabit 3.0 Volt-only Page Mode Flash Memory featuring 0.23 レm MirrorBit Process Technology |
| S29GL064M90TAIR40 | 256,128,64,32,Megabit 3.0 Volt-only Page Mode Flash Memory featuring 0.23 レm MirrorBit Process Technology |
| S29GL064M90TAIR42 | 256,128,64,32,Megabit 3.0 Volt-only Page Mode Flash Memory featuring 0.23 レm MirrorBit Process Technology |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S29CD032G | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:CMOS 2.5 VOLT ONLY BURST MODE DUAL BOOT, SIMULTANEOUS READ /WRITE FLASH MEMORY |
| S29CD032G0JFAA000 | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:32 Megabit (1M x 32-Bit), 16 Megabit (512K x 32-Bit) 2.5 Volt-only Burst Mode, Dual Boot, Simultaneous Read/ Write Flash Memory with VersatileI/O |
| S29CD032G0JFAA002 | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:32 Megabit (1M x 32-Bit), 16 Megabit (512K x 32-Bit) 2.5 Volt-only Burst Mode, Dual Boot, Simultaneous Read/ Write Flash Memory with VersatileI/O |
| S29CD032G0JFAA010 | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:32 Megabit (1M x 32-Bit), 16 Megabit (512K x 32-Bit) 2.5 Volt-only Burst Mode, Dual Boot, Simultaneous Read/ Write Flash Memory with VersatileI/O |
| S29CD032G0JFAA012 | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:32 Megabit (1M x 32-Bit), 16 Megabit (512K x 32-Bit) 2.5 Volt-only Burst Mode, Dual Boot, Simultaneous Read/ Write Flash Memory with VersatileI/O |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。