參數(shù)資料
型號(hào): S29CD016J1MFFM033
廠商: SPANSION LLC
元件分類(lèi): PROM
英文描述: 32/16 Megabit CMOS 2.6 Volt or 3.3 Volt-only Simultaneous Read/Write, Dual Boot, Burst Mode Flash Memory with VersatileI/O
中文描述: 512K X 32 FLASH 2.7V PROM, 54 ns, PBGA80
封裝: 13 X 11 MM, 1 MM PITCH, LEAD FREE, FORTIFIED, BGA-80
文件頁(yè)數(shù): 38/76頁(yè)
文件大?。?/td> 1245K
代理商: S29CD016J1MFFM033
36
S29CD-J & S29CL-J Flash Family
S29CD-J_CL-J_00_B1 September27,2006
D a t a
S h e e t
( P r e l i m i n a r y )
are selected for erasure, the entire time-out also applies after each additional sector erase command. When
the time-out period is complete, DQ3 switches from a “0” to a “1.” If the time between additional sector erase
commands from the system can be assumed to be less than 50 μs, the system need not monitor DQ3. See
Section 8.7.2,
Sector Erase
on page 27
for more details.
After the sector erase command is written, the system reads the status of DQ7 (Data# Polling) or DQ6
(Toggle Bit I) to ensure that the device has accepted the command sequence, then reads DQ3. If DQ3 is “1,”
the Embedded Erase algorithm has begun; all further commands (except Erase Suspend) are ignored until
the erase operation is complete. If DQ3 is “0,” the device accepts additional sector erase commands.
To ensure the command has been accepted, the system software check the status of DQ3 prior to and
following each sub-sequent sector erase command. If DQ3 is high on the second status check, the last
command might not have been accepted.
Table 8.9
shows the status of DQ3 relative to the other status bits.
8.8.7
RY/BY#: Ready/Busy#
The device provides a RY/BY# open drain output pin as a way to indicate to the host system that the
Embedded Algorithms are either in progress or have been completed. If the output of RY/BY# is low, the
device is busy with either a program, erase, or reset operation. If the output is floating, the device is ready to
accept any read/write or erase operation. When the RY/BY# pin is low, the device will not accept any
additional program or erase commands with the exception of the Erase suspend command. If the device has
entered Erase Suspend mode, the RY/BY# output is floating. For programming, the RY/BY# is valid (RY/BY#
= 0) after the rising edge of the fourth WE# pulse in the four write pulse sequence. For chip erase, the RY/
BY# is valid after the rising edge of the sixth WE# pulse in the six write pulse sequence. For sector erase, the
RY/BY# is also valid after the rising edge of the sixth WE# pulse.
If RESET# is asserted during a program or erase operation, the RY/BY# pin remains a 0 (busy) until the
internal reset operation is complete, which requires a time of t
READY
(during Embedded Algorithms). The
system can thus monitor RY/BY# to determine whether the reset operation is complete. If RESET# is
asserted when a program or erase operation is not executing (RY/BY# pin is floating), the reset operation is
completed in a time of t
READY
(not during Embedded Algorithms). The system can read data t
RH
after the
RESET# pin returns to V
IH
.
Since the RY/BY# pin is an open-drain output, several RY/BY# pins can be tied together in parallel with a pull-
up resistor to V
CC
. An external pull-up resistor is required to take RY/BY# to a V
IH
level since the output is an
open drain.
Table 8.9
shows the outputs for RY/BY#, DQ7, DQ6, DQ5, DQ3 and DQ2.
Figure 18.2
,
Figure 18.6
,
Figure
18.8
and
Figure 18.9
show RY/BY# for read, reset, program, and erase operations, respectively.
Notes
1. DQ5 switches to
1
when an Embedded Program or Embedded Erase operation has exceeded the maximum timing limits. See
Section 8.8.5, DQ5: Exceeded Timing Limits on page 35
for more information.
2. DQ7 and DQ2 require a valid address when reading status information. See
Section 8.8.1, DQ7: Data# Polling on page 31
and
Section 8.8.3, DQ2: Toggle Bit II on page 33
for further details.
Table 8.9
Write Operation Status
Operation
DQ7
(Note 2)
DQ6
DQ5
(Note 1)
DQ3
DQ2
(Note 2)
RY/BY#
Standard
Mode
Embedded Program Algorithm
DQ7#
Toggle
0
N/A
No toggle
0
Embedded Erase Algorithm
0
Toggle
0
1
Toggle
0
Erase
Suspend
Mode
Reading within Erase
Suspended Sector
1
No toggle
0
N/A
Toggle
1
Reading within Non-Erase
Suspended Sector
Data
Data
Data
Data
Data
1
Erase-Suspend-Program
DQ7#
Toggle
0
N/A
N/A
0
相關(guān)PDF資料
PDF描述
S29CD016J1MFFM100 32/16 Megabit CMOS 2.6 Volt or 3.3 Volt-only Simultaneous Read/Write, Dual Boot, Burst Mode Flash Memory with VersatileI/O
S29CD016J1MFFM102 32/16 Megabit CMOS 2.6 Volt or 3.3 Volt-only Simultaneous Read/Write, Dual Boot, Burst Mode Flash Memory with VersatileI/O
S29CD016J1MFFM103 32/16 Megabit CMOS 2.6 Volt or 3.3 Volt-only Simultaneous Read/Write, Dual Boot, Burst Mode Flash Memory with VersatileI/O
S29CD016J1MFFM133 32/16 Megabit CMOS 2.6 Volt or 3.3 Volt-only Simultaneous Read/Write, Dual Boot, Burst Mode Flash Memory with VersatileI/O
S29CD016J1MQAI000 32/16 Megabit CMOS 2.6 Volt or 3.3 Volt-only Simultaneous Read/Write, Dual Boot, Burst Mode Flash Memory with VersatileI/O
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
S29CD016J1MFFM100 制造商:SPANSION 制造商全稱(chēng):SPANSION 功能描述:32/16 Megabit CMOS 2.6 Volt or 3.3 Volt-only Simultaneous Read/Write, Dual Boot, Burst Mode Flash Memory with VersatileI/O
S29CD016J1MFFM102 制造商:SPANSION 制造商全稱(chēng):SPANSION 功能描述:32/16 Megabit CMOS 2.6 Volt or 3.3 Volt-only Simultaneous Read/Write, Dual Boot, Burst Mode Flash Memory with VersatileI/O
S29CD016J1MFFM103 制造商:SPANSION 制造商全稱(chēng):SPANSION 功能描述:32/16 Megabit CMOS 2.6 Volt or 3.3 Volt-only Simultaneous Read/Write, Dual Boot, Burst Mode Flash Memory with VersatileI/O
S29CD016J1MFFM133 制造商:SPANSION 制造商全稱(chēng):SPANSION 功能描述:32/16 Megabit CMOS 2.6 Volt or 3.3 Volt-only Simultaneous Read/Write, Dual Boot, Burst Mode Flash Memory with VersatileI/O
S29CD016J1MQAI000 制造商:SPANSION 制造商全稱(chēng):SPANSION 功能描述:32/16 Megabit CMOS 2.6 Volt or 3.3 Volt-only Simultaneous Read/Write, Dual Boot, Burst Mode Flash Memory with VersatileI/O