參數(shù)資料
型號: S2092
廠商: Applied Micro Circuits Corp.
英文描述: Serial Backplane Retimer Device(帶片上頻率鎖相環(huán)的串行重定時芯片)
中文描述: 串行背板重定時器裝置(帶片上頻率鎖相環(huán)的串行重定時芯片)
文件頁數(shù): 2/15頁
文件大?。?/td> 132K
代理商: S2092
2
S2092
SERIAL BACKPLANE RETIMER DEVICE
July 10, 2000 / Revision A
S2092 OVERVIEW
The S2092 supports clock recovery from 2.488 Gbps
to 2.67 Gbps data rate. Differential serial data is input
to the chip at the specified rate, and clock recovery is
performed on the incoming data stream. An external
oscillator is required to minimize the PLL lock time.
Retimed data is output from the S2092.
Figure 2. S2092 Functional Block Diagram
2
LOCKDET
SERDATOP/N
REFCLKP/N
TESTCLK
LCKREFN
SERDATIP/N
LOOP
FILTER
VCO
CLOCK
DIVIDER
PHASE DETECTOR
LOCK
DETECTOR
SDN
CAP 1,2
REFSEL
TESTEN
RST
BYPASS
TESTOUT 1
TESTOUT 2
Suggested Interface Devices
C
C
M
A
8
1
0
2
S
C
C
M
A
3
8
0
3
S
C
C
M
A
3
6
0
3
S
C
C
M
A
4
4
0
3
S
1
O
O
O
M
a
T
-
M
a
T
-
M
e
R
-
M
h
c
w
S
t
p
s
s
o
C
r
m
1
1
l
e
D
v
c
e
R
6
1
/
E
N
O
S
e
R
r
v
c
s
E
N
O
S
e
R
E
F
w
r
v
c
s
k
c
o
C
e
R
t
U
y
v
o
r
P
e
R
s
s
p
n
b
G
T
2
1
1
7
1
8
8
8
x
4
C
4
C
4
C
-
n
7
a
r
m
s
n
a
T
r
S
C
C
M
A
7
5
0
3
S
M
T
A
/
H
D
C
C
M
A
7
6
0
3
S
M
T
A
/
H
D
S
/
C
a
n
C
C
M
A
6
5
0
3
S
a
D
d
n
c
C
C
M
A
2
5
0
3
S
r
o
M
e
c
n
a
m
相關(guān)PDF資料
PDF描述
S2100 64-bit FUSE ROM
S2102 Dual Fibre Channel Device(光纖通道雙收發(fā)器)
S2104 Quad Fibre Channel Device(帶鎖相環(huán)時鐘合成器的光纖通道四收發(fā)器)
S212S01 SIP Type SSR for Medium Power Control
S212S02 SIP Type SSR for Medium Power Control
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
S2092TT 制造商:AppliedMicro 功能描述:Telecommunication IC
S2095A 制造商:Tyan 功能描述:MB, ATX, P4, DDR, SNGL AGP, AUDIO
S2095AN 制造商:Tyan 功能描述:MB, ATX, P4, DDR, S AGP, AUDIO, LAN
S2095PB20 制造商:AppliedMicro 功能描述:
S2095PBICC 制造商:AppliedMicro 功能描述:1.8G 12X 2:1 DEMUX