- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374647 > S2080 (Applied Micro Circuits Corp.) 34×34 3.2 Gbit/s Differential Crosspoint Switch(高達3.2 Gbit/s數(shù)據(jù)傳送速率的34×34差分交叉開關(guān)) PDF資料下載
參數(shù)資料
| 型號： | S2080 |
| 廠商： | Applied Micro Circuits Corp. |
| 英文描述： | 34×34 3.2 Gbit/s Differential Crosspoint Switch(高達3.2 Gbit/s數(shù)據(jù)傳送速率的34×34差分交叉開關(guān)) |
| 中文描述： | 34 × 34 3.2 Gbit / s的微分交叉點開關(guān)（高達3.2 Gbit / s的數(shù)據(jù)傳送速率的34 × 34差分交叉開關(guān)） |
| 文件頁數(shù)： | 4/28頁 |
| 文件大?。?/td> | 884K |
| 代理商： | S2080 |
第1頁第2頁第3頁當(dāng)前第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
4
34 X 34 3.2 GBIT/S DIFFERENTIAL CROSSPOINT SWITCH
February 15, 2001 / Revision A
Figure 3. Data Transfer Waveforms
Figure 4. Reconfiguration Waveforms
tCFDO
tLDDO
tDIDO
DIMPW
DIN[33:0]P/N
DOUT[33:0]P/N
CONFIGN
CSN
LOADN
A
A
B
C
D
E
B
C
D
E
tCSDO
tSUIA
LDMPW
tHIA
tSULC
CFMPW
tSUOA
tHOA
OADDR[5:0]
IADDR[5:0]
CSN
LOADN
VALID
VALID
CONFIGN
tSUCS
tHCS
RESET BEHAVIOR
During a RESETN assertion, the active configuration
latch will be cleared of all existing data and will assume
a configuration where the DIN0 input will go to all the
outputs (DOUT0 through DOUT33, broadcast configu-
ration). The configuration register file will retain its
configuration information and is not affected by the
RESETN assertion. The IC will remain in full broadcast
mode until the inputs and outputs are explicitly
reconfigured to be enabled.
POWER UP
Upon power up, the crosspoint will default to full broad-
cast mode (DINxx to all the outputs, DOUT0 through
DOUT33). DINxx is determined by the state of the bits
on IADDR[5:0] at the moment the device is powered up.
The active configuration latch and the configuration
register file will both have this configuration. The
OADDR[5:0] bits will not have any affect on the configu-
ration of the switch at power up. The IC will remain in full
broadcast mode until the inputs and outputs are explic-
itly reconfigured to be enabled.
Activate
CSN
Configure OADDR[5:0]
to desired output.
See Table 1.
Configure IADDR[5:0]
to desired input.
See Table 1.
Strobe LOADN
to store the input address (IADDR[5:0])
in the section of the Configuration
Register File pointed to by the
output register (OADDR[5:0])
Configure
another
output
Strobe CONFIGN
to store all connections to the
Active Configuration Latch
YES
Figure 5. S2080 Configuration Flow Chart
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S208T01 | Low Profile Type Solid State Relays |
| S208T02 | Low Profile Type Solid State Relays |
| S2091 | 2.5 Gbit Port Bypass Circuit for Fibre Channel Arbitrated Loop(用于光纖通道仲裁環(huán)路的端口旁路電路) |
| S2092 | Serial Backplane Retimer Device(帶片上頻率鎖相環(huán)的串行重定時芯片) |
| S2100 | 64-bit FUSE ROM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S2080GN | 制造商:Tyan 功能描述:MB;ATX;S370;PIIIT;SDRAM;SNGL |
| S2080NG-DF | 制造商:TYAN 功能描述:815E S370 ATX TUALN VID/LAN - Bulk |
| S2083 | 制造商:MA-COM 制造商全稱:M/A-COM Technology Solutions, Inc. 功能描述:Surface Mount Instructions for QFN / DFN Packages |
| S208AJXKQ-U1000-P | 制造商:Delkin Devices 功能描述:8GB MLC MICROSD CARD - Bulk |
| S208AKMRX-CX150-2 | 制造商:Delkin Devices 功能描述:INDUSTRIAL TEMP MLC USD 8GB - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。