![](http://datasheet.mmic.net.cn/260000/S1L9226X_datasheet_15972123/S1L9226X_34.png)
S1L9226X
RF AMP & SERVO SIGNAL PROCESSOR
4
PRELIMINARY
TRACKING BALANCE CONTROL CONCEPT
In tracking balance control, the micom compares and monitors the previously set DC voltage window and the
tracking error DC offset, extracted from the external LPF for automatic control.
Summary of Operation
When the focus and spindle servos are on, tracking balance control turns off the tracking and servo loops to open
the tracking loop, extracts the DC offset by sending the error signal, passed through the optical pick-up and
tracking error amp, through the external LPF, then this offset to the previously set window comparator level, and
then informs of the completion the balance control to the micom through the ISTAT, when the dc offset of the
tracking error amp in window is extracted. At this time, Tracking E beam-side I/V amps gain is selected by MICOM,
and the 5-bit resistance arrays resistance value is selected by the 5-bit control signal.
The values that MICOM applies are 00000
→
11111. If you select the switch, TESO DC offset increases the (2.5V-
V)
→
(2.5V +
V) one step at a time, to enter the pre-selected DC window level. When it enters that level, the
balance adjust is completed, and the switch condition is latched at this time
Because the TESO signal frequency is distributed up to 2kHz, the DC offset that passed through the LPF is not a
correct value, if a DC component exists, and therefore, micom monitors the window output when the TESO signal
frequency is above 1kHz. At this time, the frequency check the ISTAT pin. When TBAL output is H, balance control
is complete.
Vdc < RLI <RHI
RLI < Vdc < RHI
RLI < RHI < Vdc
RHO
H
H
L
RLO
L
H
H
TBAL (AND gate)
L
H
L
I/V AMP
FDL FT2
Gain adjust
5bit Arrary
5bit (B4-B0)
from Micom
-
TE1
LPFT
LPF
AND
Logic
D Q
CK
MIRROR
TZC
TBAL
RHO
RLO
E Beam
F Beam
F
E
+
-
+
-
RH
RH
Vdc
5 bit arrary
Gain control
ISTAT1