- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374613 > S-7600A (Seiko Instruments Inc.) Hardware Specification (TCP/IP Network Stack LSI) PDF資料下載
參數(shù)資料
| 型號： | S-7600A |
| 廠商： | Seiko Instruments Inc. |
| 英文描述： | Hardware Specification (TCP/IP Network Stack LSI) |
| 中文描述： | 硬件規(guī)格（TCP / IP網(wǎng)絡(luò)堆棧大規(guī)模集成電路） |
| 文件頁數(shù)： | 44/60頁 |
| 文件大?。?/td> | 371K |
| 代理商： | S-7600A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁當(dāng)前第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁
TCP/IP Network Stack LSI
S-7600A
Hardware Specification
Revision 1.3
7-17
Seiko Instruments Inc.
7.3.21. Socket Interrupt Low Register (0x2C)
(Read/Write, Default 0x00)
This register reports certain interrupt conditions. When an interrupt condition occurs and its enable bit is
set, the hardware sets the corresponding bit. Writing a "1" to the bit clears it. Disabling the corresponding
enable bit prevents the interrupt from showing.
Table 7-37
Socket Interrupt Low Register Bit Definitions
Bit
Def.
7
6
5
4
3
2
1
0
TO
Buff_Emplty
Buff_Full
Data_Avail
Default
NOTE: Reserved bits are signified by a dash (-). All reserved bits should be written as “0”.
0
0
0
0
0
0
0
0
Table 7-38
Socket Interrupt Low Register Description
Bit
Bit Name
Access
Description
7
TO
R/W
This interrupt is generated when a timeout condition
occurred while trying to establish a connection.
Writing a “1” to this bit clears the interrupt.
6
Buff_Empty
R/W
This interrupt is generated when outgoing buffer is
empty. Writing a “1” to this bit clears the interrupt.
5
Buff_Full
R/W
This interrupt is generated when the outgoing buffer is
full (1023 bytes). Writing a “1” to this bit clears the
interrupt. Do not use this bit in UDP.
4
Data_Avail
R/W
This interrupt is generated when data is available from
the incoming buffer. Writing a “1” to this bit clears the
interrupt.
7.3.22. Socket Interrupt High Register (0x2D)
(Read/Write, Default 0x00)
This register reports certain interrupt conditions. When an interrupt condition occurs and its enable bit is
set, the hardware sets the corresponding bit. Writing a "1" to the bit clears it. Disabling the corresponding
enable bit prevents the interrupt from showing.
Table 7-39
Socket Interrupt High Register Bit Definitions
Bit
Def.
Default
7
6
5
4
3
0
2
0
1
0
0
0
URG
0
RST
0
Term
0
ConU
0
NOTE: Reserved bits are signified by a dash (-). All reserved bits should be written as “0”.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S-80230AG | NEGATIVE VOLTAGE REGULATOR |
| S-80230AG-GA-S | NEGATIVE VOLTAGE REGULATOR |
| S-80230AG-GA-T1 | NEGATIVE VOLTAGE REGULATOR |
| S-80230AG-GA-T2 | NEGATIVE VOLTAGE REGULATOR |
| S-80250AG | NEGATIVE VOLTAGE REGULATOR |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S760BK | 功能描述:直流電源連接器 LOCKING MINI PWR PLG WHITE 0.080" 2.0mm RoHS:否 制造商:Kycon 產(chǎn)品:Receptacles 觸點(diǎn)內(nèi)徑: 觸點(diǎn)外徑: 中心腳長度: 電流額定值:7.5 A 電壓額定值:20 V 安裝角:Right 安裝風(fēng)格:Cable |
| S760BK-1MTR | 制造商:Switchcraft 功能描述:Locking 2.0mm DC Power Plug Cable 1m |
| S760K | 功能描述:直流電源連接器 DC PWR PLG 0.080" 1.7"L, BLK HAND. LCK RoHS:否 制造商:Kycon 產(chǎn)品:Receptacles 觸點(diǎn)內(nèi)徑: 觸點(diǎn)外徑: 中心腳長度: 電流額定值:7.5 A 電壓額定值:20 V 安裝角:Right 安裝風(fēng)格:Cable |
| S760K | 制造商:Switchcraft 功能描述:JACK PLUG DC |
| S76121P | 制造商:SUNTAC 制造商全稱:SUNTAC 功能描述:47A, 30V, 0.021 OHM, N-CHANNEL, LOGIC LEVEL ULTRAFET POWER MOSFETS |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。