參數(shù)資料
型號(hào)： RM5261A-300-HI
廠商： PMC-SIERRA INC
元件分類： 微控制器/微處理器
英文描述： CONNECTOR ACCESSORY
中文描述： 64-BIT, 300 MHz, MICROPROCESSOR, PQFP208
封裝： HEAT SPREADER, MQFP-208
文件頁(yè)數(shù)： 20/42頁(yè)
文件大?。?/td> 683K
代理商： RM5261A-300-HI
Proprietary and Confidential to PMC-Sierra, Inc and for its Customer’s Internal Use
Document ID: PMC-2002240, Issue 2
20
RM5261A Microprocessor with 64-Bit System Bus Data Sheet
Preliminary
Cache protocols supported for the data cache are:
1. Uncached
Data loads and instruction fetches from uncached memory space are brought in from the main
memory to the register file and the execution unit, respectfully. The caches are not accessed.
Data stores to uncached memory space go directly to the main memory without updating the
data cache.
2. Write-back
Loads and instruction fetches first search the cache, reading main memory only if the desired
data is not cache resident. On data store operations, the cache is first searched to determine if
the target address is cache resident. If it is resident, the cache contents are updated, and the
cache line is marked for later write-back. If the cache lookup misses, the target cache line is
first brought into the cache and then the write is performed as above.
3. Write-through with write allocate
Loads and instruction fetches first search the cache, reading main memory only if the desired
data is not cache resident. On data store operations, the cache is first searched to determine if
the target address is cache resident. If it is resident, the cache contents are updated and main
memory is written, leaving the
write-back
bit of the cache line unchanged. If the cache lookup
misses, the target line is first brought into the cache and then the write is performed as above.
4. Write-through without write allocate
Loads and instruction fetches first search the cache, reading main memory only if the desired
data is not cache resident. On data store operations, the cache is first searched to determine if
the target address is cache resident. If it is resident, the cache contents are updated and main
memory is written, leaving the
write-back
bit of the cache line unchanged. If the cache lookup
misses, then only main memory is written.
The most commonly used write policy is write-back, where a store to a cache line does not
immediately cause main memory to be updated. This increases system performance by reducing
bus traffic and eliminating the bottleneck of waiting for each store operation to finish before
issuing a subsequent memory operation. Software can, however, select write-through on a per-
page basis when appropriate, such as for frame buffers.
Associated with the data cache is the store buffer. When the RM5261A executes a store
instruction, this single-entry buffer gets written with the store data while the tag comparison is
performed. If the tag matches, then the data is written into the data cache in the next cycle that the
data cache is not accessed (the next non-load cycle). The store buffer allows the RM5261A to
execute a store every processor cycle and to perform back-to-back stores without penalty. In the
event of a store immediately followed by a load to the same address, a combined merge and cache
write occurs such that no penalty is incurred. The RM5261A cache attributes for both the
instruction and data caches are summarized in Table 3.
相關(guān)PDF資料
PDF描述
RM5261A-350-H CONNECTOR ACCESSORY
RM5261 RM5261⑩ Microprocessor with 64-Bit System Bus Data Sheet Released
RM5261-200-Q RM5261⑩ Microprocessor with 64-Bit System Bus Data Sheet Released
RM5261-200-QI RM5261⑩ Microprocessor with 64-Bit System Bus Data Sheet Released
RM5261-250-Q RM5261⑩ Microprocessor with 64-Bit System Bus Data Sheet Released
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
RM5261A-300HI-B002 制造商:PMC Sierra from Components Direct 功能描述:MICROPROCESSOR 64-BIT 300MHZ 0.18UM TECHNOLOGY - Trays 制造商:PMC-Sierra 功能描述:PMC SIERRA RM5261A-300HI-B002, Microprocessor 64-Bit 300MHz 0.18um Technology 3.3V 208-Pin MQFP
RM5261A-300J-B002 制造商:PMC Sierra from Components Direct 功能描述:RM5261A-300J-B002, MICROPROCESSOR 64-BIT 300MHZ 0.18UM TECHN - Trays 制造商:PMC SIERRA 功能描述:PMC SIERRA RM5261A-300J-B002, Microprocessor 64-Bit 300MHz 0.18um Technology 3.3V 208-Pin LFMQFP
RM5270-150S 制造商:未知廠家 制造商全稱:未知廠家 功能描述:64-Bit Microprocessor
RM5270-200S 制造商:未知廠家 制造商全稱:未知廠家 功能描述:64-Bit Microprocessor
RM5271-200S 制造商:未知廠家 制造商全稱:未知廠家 功能描述:64-Bit Microprocessor
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*