參數(shù)資料
型號(hào)： RM5261-250-Q
廠商： PMC-SIERRA INC
元件分類： 微控制器/微處理器
英文描述： RM5261⑩ Microprocessor with 64-Bit System Bus Data Sheet Released
中文描述： 64-BIT, 250 MHz, MICROPROCESSOR, PQFP208
封裝： POWER, QFP-208
文件頁(yè)數(shù)： 18/40頁(yè)
文件大?。?/td> 683K
代理商： RM5261-250-Q
Proprietary and Confidential to PMC-Sierra, Inc and for its Customer
’
s Internal Use
Document ID: PMC-2002241, Issue 1
18
RM5261
Microprocessor with 64-Bit System Bus Data Sheet
Released
reasons and for deadlock avoidance. This mechanism also facilitates the design of real-time
systems by allowing deterministic access to critical software.
The JTLB also contains information that controls the cache coherency protocol for each page.
Specifically, each page has attribute bits to determine whether the coherency algorithm is one of
the following:
uncached
non-coherent write-back
non-coherent write-through with write-allocate
non-coherent write-through without write-allocate
sharable
exclusive
update.
The non-coherent protocols are used for both code and data on the RM5261, with data using write-
back or write-through depending on the application.
The coherency attributes generate coherent transaction types on the system interface. However, in
the RM5261 cache coherency is not supported. Hence the coherency attributes should never be
used.
3.15 Instruction TLB
The RM5261 implements a 2-entry instruction TLB (ITLB) to minimize contention for the JTLB,
eliminate the timing critical path of translating through a large associative array, and save power.
Each ITLB entry maps a 4 KB page. The ITLB improves performance by allowing instruction
address translation to occur in parallel with data address translation. When a miss occurs on an
instruction address translation by the ITLB, the least-recently used ITLB entry is filled from the
JTLB. The operation of the ITLB is completely transparent to the user.
3.16 Data TLB
The RM5261 implements a 4-entry data TLB (DTLB) for the same reasons cited above for the
ITLB. Each DTLB entry maps a 4 KB page. The DTLB improves performance by allowing data
address translation to occur in parallel with instruction address translation. When a miss occurs on
a data address translation by the DTLB, the DTLB is filled from the JTLB. The DTLB refill is
pseudo-LRU: the least recently used entry of the least recently used pair of entries is filled. The
operation of the DTLB is completely transparent to the user.
3.17 Cache Memory
The RM5261 incorporates on-chip instruction and data caches that can be accessed in a single
processor cycle. Each cache has its own 64-bit data path and both caches can be accessed
simultaneously. The cache subsystem provides the integer and floating-point units with an
aggregate bandwidth of 3.2 GB per second at an internal clock frequency of 200 MHz.
相關(guān)PDF資料
PDF描述
RM5261-266-Q RM5261⑩ Microprocessor with 64-Bit System Bus Data Sheet Released
RM7065 RM7065A⑩ Microprocessor with On-Chip Secondary Cache Data Sheet Preliminary
RM7065A 64-Bit MIPS RISC Microprocessor with Integrated L2 Cache
RM7065A-300T RM7065A⑩ Microprocessor with On-Chip Secondary Cache Data Sheet Preliminary
RM7065A-350T RM7065A⑩ Microprocessor with On-Chip Secondary Cache Data Sheet Preliminary
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
RM5261-250Q-C001 制造商:PMC Sierra from Components Direct 功能描述:RM5261-250Q-C001, MICROPROCESSOR 64-BIT 0.25 UM CMOS TECHNOL - Trays 制造商:PMC-Sierra 功能描述:PMC SIERRA RM5261-250Q-C001, Microprocessor 64-Bit 0.25 um CMOS Technology 3.3V 208-Pin PQFP
RM5261-266Q 制造商:未知廠家 制造商全稱:未知廠家 功能描述:64-Bit Microprocessor
RM5261A 制造商:PMC 制造商全稱:PMC 功能描述:64-Bit MIPS RISC Microprocessor with 32/64-Bit System Bus
RM5261A-300HI-B002 制造商:PMC Sierra from Components Direct 功能描述:MICROPROCESSOR 64-BIT 300MHZ 0.18UM TECHNOLOGY - Trays 制造商:PMC-Sierra 功能描述:PMC SIERRA RM5261A-300HI-B002, Microprocessor 64-Bit 300MHz 0.18um Technology 3.3V 208-Pin MQFP
RM5261A-300J-B002 制造商:PMC Sierra from Components Direct 功能描述:RM5261A-300J-B002, MICROPROCESSOR 64-BIT 300MHZ 0.18UM TECHN - Trays 制造商:PMC SIERRA 功能描述:PMC SIERRA RM5261A-300J-B002, Microprocessor 64-Bit 300MHz 0.18um Technology 3.3V 208-Pin LFMQFP
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*