- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378162 > RM5261-200-QI (PMC-SIERRA INC) RM5261⑩ Microprocessor with 64-Bit System Bus Data Sheet Released PDF資料下載
參數(shù)資料
| 型號(hào)： | RM5261-200-QI |
| 廠商： | PMC-SIERRA INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | RM5261⑩ Microprocessor with 64-Bit System Bus Data Sheet Released |
| 中文描述： | 64-BIT, 200 MHz, MICROPROCESSOR, PQFP208 |
| 封裝： | POWER, QFP-208 |
| 文件頁數(shù)： | 26/40頁 |
| 文件大小： | 683K |
| 代理商： | RM5261-200-QI |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當(dāng)前第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
Proprietary and Confidential to PMC-Sierra, Inc and for its Customer
’
s Internal Use
Document ID: PMC-2002241, Issue 1
26
RM5261
Microprocessor with 64-Bit System Bus Data Sheet
Released
4
Pin Descriptions
The following is a list of interface, interrupt, and miscellaneous pins available on the RM5261.
Table 5 System Interface
Pin Name
ExtRqst*
Type
Input
Description
External Request
Signals that the system interface is submitting an external request.
Release interface
Signals that the processor is releasing the system interface to slave
state.
Read Ready
Signals that an external agent can now accept a processor read.
Write Ready
Signals that an external agent can now accept a processor write
request.
Valid Input
Signals that an external agent is now driving a valid address or data on
the SysAD bus and a valid command or data identifier on the SysCmd
bus.
Valid Output
Signals that the processor is now driving a valid address or data on the
SysAD bus and a valid command or data identifier on the SysCmd bus.
System Address/Data bus
A 64-bit address and data bus for communication between the
processor and an external agent.
System Address/Data check bus
An 8-bit bus containing parity check bits for the SysAD bus during data
cycles.
System Command/Data identifier bus
A 9-bit bus for command and data identifier transmission between the
processor and an external agent.
Reserved for system command/data identifier bus parity
For the RM5261, unused on input and zero on output.
Release*
Output
RdRdy*
Input
WrRdy*
Input
ValidIn*
Input
ValidOut*
Output
SysAD[63:0]
Input/Output
SysADC[7:0]
Input/Output
SysCmd[8:0]
Input/Output
SysCmdP
Input/Output
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| RM5261-250-Q | RM5261⑩ Microprocessor with 64-Bit System Bus Data Sheet Released |
| RM5261-266-Q | RM5261⑩ Microprocessor with 64-Bit System Bus Data Sheet Released |
| RM7065 | RM7065A⑩ Microprocessor with On-Chip Secondary Cache Data Sheet Preliminary |
| RM7065A | 64-Bit MIPS RISC Microprocessor with Integrated L2 Cache |
| RM7065A-300T | RM7065A⑩ Microprocessor with On-Chip Secondary Cache Data Sheet Preliminary |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| RM5261-225Q | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:64-Bit Microprocessor |
| RM5261-250Q | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:64-Bit Microprocessor |
| RM5261-250Q-C001 | 制造商:PMC Sierra from Components Direct 功能描述:RM5261-250Q-C001, MICROPROCESSOR 64-BIT 0.25 UM CMOS TECHNOL - Trays 制造商:PMC-Sierra 功能描述:PMC SIERRA RM5261-250Q-C001, Microprocessor 64-Bit 0.25 um CMOS Technology 3.3V 208-Pin PQFP |
| RM5261-266Q | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:64-Bit Microprocessor |
| RM5261A | 制造商:PMC 制造商全稱:PMC 功能描述:64-Bit MIPS RISC Microprocessor with 32/64-Bit System Bus |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。