
REJ03B0227-0110 Rev.1.10 Sep 17, 2009
Page 92 of 99
R32C/111 Group
5. Electrical Characteristics
VCC1 =VCC2 =3.3 V
Switching Characteristics (VCC1 =VCC2 =3.0 to 3.6V, VSS =0V, and Ta =Topr, unless otherwise noted)
Note:
1.
The value is calculated by the following formulas based on the base clock cycles (tc(Base)) and
respective cycles of Tsu(A-R), Tw(R), Tsu(A-W), and Tw(W) set by registers EBC0 to EBC3. If the
calculation results in a negative value, modify the value to be set. For the details of how to set values,
refer to the Hardware manual.
tsu(S-ALE) = tsu(A-ALE) = tw(ALE) = (Tsu(A-R) - 0.5) × tc(Base) -15 [ns]
tw(R) = Tw(R) × tc(Base) -10 [ns]
tw(W) = tsu(D-W) = Tw(W) × tc(Base) -10 [ns]
Table 5.58
External Bus Timing (Multiplexed bus)
Symbol
Characteristic
Measurement
condition
Value
Unit
Min.
Max.
tsu(S-ALE)
Chip-select setup time for ALE
Refer to
Figure 5.6
(1)
ns
th(R-S)
Chip-select hold time after read
1.5 × tc(Base) - 10
ns
tsu(A-ALE)
Address setup time for ALE
(1)
ns
th(ALE-A)
Address hold time after ALE
0.5 × tc(Base) - 5
ns
th(R-A)
Address hold time after read
1.5 × tc(Base) - 10
ns
td(ALE-R)
ALE-read delay time
0.5 × tc(Base) - 5 0.5 × tc(Base) + 10 ns
tw(ALE)
ALE pulse width
(1)
ns
tdis(R-A)
Address disable time after read
8ns
tw(R)
Read pulse width
(1)
ns
th(W-S)
Chip-select hold time after write
1.5 × tc(Base) - 10
ns
th(W-A)
Address hold time after write
1.5 × tc(Base) - 10
ns
td(ALE-W)
ALE-write delay time
0.5 × tc(Base) - 5 0.5 × tc(Base) + 10 ns
tw(W)
Write pulse width
(1)
ns
tsu(D-W)
Data setup time for write
(1)
ns
th(W-D)
Data hold time after write
0.5 × tc(Base)
ns