參數(shù)資料
型號: R5F36S1ENFB
元件分類: 微控制器/微處理器
英文描述: 16-BIT, FLASH, 32.72 MHz, MICROCONTROLLER, PQFP100
封裝: 14 X 14 MM, 0.50 MM PITCH, PLASTIC, HTQFP-100
文件頁數(shù): 6/55頁
文件大?。?/td> 748K
代理商: R5F36S1ENFB
M16C/6S1 Group
2. Central Processing Unit (CPU)
Under development Preliminary document
Specifications in this document are tentative and subject to change.
R01DS0054EJ0050 Rev.0.50
Page 14 of 52
Jun 14, 2011
2.2
Address Registers (A0 and A1)
A0 and A1 are 16-bit registers used for indirect addressing, relative addressing, transfer, arithmetic, and
logic operations. A0 can be combined with A1 and used as a 32-bit address register (A1A0).
2.3
Frame Base Register (FB)
FB is a 16-bit register that is used for FB relative addressing.
2.4
Interrupt Table Register (INTB)
INTB is a 20-bit register that indicates the start address of a relocatable interrupt vector table.
2.5
Program Counter (PC)
The PC is 20 bits wide and indicates the address of the next instruction to be executed.
2.6
User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)
The USP and ISP stack pointers (SP) are each comprised of 16 bits. The U flag is used to switch between
USP and ISP.
2.7
Static Base Register (SB)
SB is a 16-bit register used for SB relative addressing.
2.8
Flag Register (FLG)
FLG is an 11-bit register that indicates the CPU state.
2.8.1
Carry Flag (C Flag)
The C flag retains a carry, borrow, or shift-out bit generated by the arithmetic/logic unit.
2.8.2
Debug Flag (D Flag)
The D flag is for debugging only. Set it to 0.
2.8.3
Zero Flag (Z Flag)
The Z flag becomes 1 when an arithmetic operation results in 0. Otherwise, it becomes 0.
2.8.4
Sign Flag (S Flag)
The S flag becomes 1 when an arithmetic operation results in a negative value. Otherwise, it becomes
0.
2.8.5
Register Bank Select Flag (B Flag)
Register bank 0 is selected when the B flag is 0. Register bank 1 is selected when this flag is 1.
2.8.6
Overflow Flag (O Flag)
The O flag becomes 1 when an arithmetic operation results in an overflow. Otherwise, it becomes 0.
2.8.7
Interrupt Enable Flag (I Flag)
The I flag enables maskable interrupts.
Maskable interrupts are disabled when the I flag is 0, and enabled when it is 1. The I flag becomes 0
when an interrupt request is accepted.
相關(guān)PDF資料
PDF描述
R5F52106ADFF 32-BIT, FLASH, 50 MHz, MICROCONTROLLER, PQFP80
R5F52106ADLJ 32-BIT, FLASH, 50 MHz, MICROCONTROLLER, PBGA100
R5F52106ADFG 32-BIT, FLASH, 50 MHz, MICROCONTROLLER, PQFP100
R5F52106ADFM 32-BIT, FLASH, 50 MHz, MICROCONTROLLER, PQFP64
R5F52105ADFG 32-BIT, FLASH, 50 MHz, MICROCONTROLLER, PQFP100
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
R5F51111ADFK 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:32 MHz 32-bit RX MCUs, 50 DMIPS, up to 128 Kbytes of flash memory
R5F51111ADFK#30 制造商:Renesas Electronics Corporation 功能描述:RX111 32K+8K/10K 64LQFP - Trays 制造商:Renesas Electronics Corporation 功能描述:IC MCU 32BIT 32KB FLASH 64LQFP
R5F51111ADFK30 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:32 MHz 32-bit RX MCUs, 50 DMIPS, up to 128 Kbytes of flash memory
R5F51111ADFL 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:32 MHz 32-bit RX MCUs, 50 DMIPS, up to 128 Kbytes of flash memory
R5F51111ADFL#30 制造商:Renesas Electronics Corporation 功能描述:IC MCU 32BIT 32KB FLASH 48LQFP