- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69312 > R5F2L3AACDFA 8-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQFP100 PDF資料下載
參數(shù)資料
| 型號(hào)： | R5F2L3AACDFA |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQFP100 |
| 封裝： | 14 X 20 MM, 0.65 MM PITCH, PLASTIC, QFP-100 |
| 文件頁(yè)數(shù)： | 39/74頁(yè) |
| 文件大?。?/td> | 959K |
| 代理商： | R5F2L3AACDFA |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)當(dāng)前第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)
45
2588F–AVR–06/2013
ATtiny261/461/861
The Wathdog Timer can also be configured to generate an interrupt instead of a reset. This can
be very helpful when using the Watchdog to wake-up from Power-down.
To prevent unintentional disabling of the Watchdog or unintentional change of time-out period,
two different safety levels are selected by the fuse WDTON as shown in Table 8-1 Refer to
details.
Figure 8-7.
Watchdog Timer
8.3.1
Timed Sequences for Changing the Configuration of the Watchdog Timer
The sequence for changing configuration differs slightly between the two safety levels. Separate
procedures are described for each level.
8.3.1.1
Safety Level 1
In this mode, the Watchdog Timer is initially disabled, but can be enabled by writing the WDE bit
to one without any restriction. A timed sequence is needed when disabling an enabled Watch-
dog Timer. To disable an enabled Watchdog Timer, the following procedure must be followed:
1.
In the same operation, write a logic one to WDCE and WDE. A logic one must be writ-
ten to WDE regardless of the previous value of the WDE bit.
2.
Within the next four clock cycles, in the same operation, write the WDE and WDP bits
as desired, but with the WDCE bit cleared.
8.3.1.2
Safety Level 2
In this mode, the Watchdog Timer is always enabled, and the WDE bit will always read as one. A
timed sequence is needed when changing the Watchdog Time-out period. To change the
Watchdog Time-out, the following procedure must be followed:
Table 8-1.
WDT Configuration as a Function of the Fuse Settings of WDTON
WDTON
Safety
Level
WDT Initial
State
How to Disable the
WDT
How to Change Time-
out
Unprogrammed
1
Disabled
Timed sequence
No limitations
Programmed
2
Enabled
Always enabled
Timed sequence
O
S
C/2K
O
S
C/4K
O
S
C/
8
K
O
S
C/16K
O
S
C/
3
2K
O
S
C/64K
O
S
C/12
8
K
O
S
C/256K
O
S
C/512K
O
S
C/1024K
MCU RESET
WATCHDOG
PRESCALER
128 kHz
OSCILLATOR
WATCHDOG
RESET
WDP0
WDP1
WDP2
WDP3
WDE
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| R5F2L3ACCDFA | 8-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQFP100 |
| R5F2L38CCNFA | 8-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQFP80 |
| R5F2L388CNFP | 8-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQFP80 |
| R5F2L3A8CNFA | 8-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQFP100 |
| R5F2L36CCNFP | 8-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQFP64 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| R5F2L3AACDFA#U0 | 制造商:Renesas Electronics Corporation 功能描述:IC MCU 16BIT 96KB FLASH |
| R5F2L3AACDFP#U1 | 制造商:Renesas Electronics Corporation 功能描述: |
| R5F2L3AACDFP#V0 | 制造商:Renesas Electronics Corporation 功能描述:R8C/L3AC 96K+4K/10K 100LQFP14X14 -40-+85 - Trays |
| R5F2L3AACNFA#U0 | 制造商:Renesas Electronics Corporation 功能描述:R8CL3AC 96+4KB 1.8/5.5V -20 TO 85C 100QFP - Trays 制造商:Renesas Electronics Corporation 功能描述:IC MCU 16BIT 96KB FLASH 100LQFP |
| R5F2L3AACNFP#30 | 制造商:Renesas Electronics Corporation 功能描述:IC MCU 16BIT 96KB FLASH 100LQFP 制造商:Renesas Electronics Corporation 功能描述:R8C Series 16 bit 10 kB RAM 96 kB Flash Single Chip Microcontroller SMT-LQFP-100 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。