
R8C/2C Group, R8C/2D Group
Rev.2.00
Dec 05, 2007
REJ09B0339-0200
Figure 16.7
SSSR Register
SS Status Register(7)
Symbol
Address
After Reset
SSSR
00BCh
00h
Bit Symbol
Bit Name
Function
RW
NOTES:
1.
2.
3.
4.
5.
6.
7.
b0
Writing 1 to CE, ORER, RDRF, TEND, or TDRE bits invalid. To set any of these bits to 0, first read 1 then w rite 0.
The RDRF bit is set to 0 w hen reading out the data from the SSRDR register.
Nothing is assigned. If necessary, set to 0.
When read, the content is 0.
TDRE
Transmit data empty(1, 5, 6)
0 : Data is not transferred from registers SSTDR to
SSTRSR
1 : Data is transferred from registers SSTDR to
SSTRSR
RW
b3 b2 b1
b7 b6 b5 b4
RDRF
Receive data register full
(1,4)
—
(b1)
Nothing is assigned. If necessary, set to 0.
When read, the content is 0.
0 : No data in SSRDR register
1 : Data in SSRDR register
ORER
—
(b4-b3)
RW
—
Conflict error flag(1)
0 : No conflict errors generated
1 : Conflict errors generated(2)
CE
—
Bits TEND and TDRE are set to 0 w hen w riting data to the SSTDR register.
Overrun error flag(1)
0 : No overrun errors generated
1 : Overrun errors generated(3)
TEND
Transmit end(1, 5)
0 : The TDRE bit is set to 0 w hen transmitting
the last bit of transmit data
1 : The TDRE bit is set to 1 w hen transmitting
the last bit of transmit data
RW
transfer, the CE bit is set to 1.
When accessing the SSSR register continuously, insert one or more NOP instructions betw een the instructions to
access it.
Indicates w hen overrun errors occur and receive completes by error reception. If the next serial data receive
operation is completed w hile the RDRF bit is set to 1 (data in the SSRDR register), the ORER bit is set to 1. After the
ORER bit is set to 1 (overrun error), transmit and receive operations are disabled w hile the bit remains 1.
When the serial communication is started w hile the SSUMS bit in the SSMR2 register is set to 1 (four-w ire bus
The TDRE bit is set to 1 w hen the TE bit in the SSER register is set to 1 (transmit enabled).
communication mode) and the MSS bit in the SSCRH register is set to 1 (operates as master device), the CE bit is set
to 1 if “L” is applied to the SCS
_____
pin input. Refer to 16.2.7 SCS
_____
Pin Control and Arbitration for more information.
When the SSUMS bit in the SSMR2 register is set to 1 (four-w ire bus communication mode), the MSS bit in the
SSCRH register is set to 0 (operates as slave device) and the SCS
_____
pin input changes the level from “L” to “H” during