- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄361294 > QL82SD-PB516 (Electronic Theatre Controls, Inc.) 10 High Speed Bus LVDS Serial Links bandwidth up to 5 Gbps PDF資料下載
參數(shù)資料
| 型號： | QL82SD-PB516 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | 10 High Speed Bus LVDS Serial Links bandwidth up to 5 Gbps |
| 中文描述： | 10高速總線LVDS串行鏈路的帶寬高達5Gbps的 |
| 文件頁數(shù)： | 1/60頁 |
| 文件大?。?/td> | 3838K |
| 代理商： | QL82SD-PB516 |
當前第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁
2002 QuickLogic Corporation
Preliminary
1
www.quicklogic.com
Device Highlights
LVDS SERDES Basic Features
10 High Speed Bus LVDS Serial Links—
bandwidth up to 5 Gbps
Eight Independent Bus LVDS serial
transceivers with operating speeds to 632
Mbps per channel
Two Independent Bus LVDS clock serial
transceivers with operating speeds to
400 MHz per channel
Integrated clock and data recovery (CDR)
with no external analog components
required
CDR bypass for applications with external
clock source
Programmable serial to parallel
configuration
10-bit data width—with
clock recovery
4-bit, 7-bit and 8-bit data widths—
with external clock
1-bit asynchronous level conversion
Fast Lock and Random (auto) Lock capable
Lock signal feedback
I/O support for LVTTL, LVCMOS, PCI,
GTL+, SSTL2, SSTL3, LVDS, LVPECL
Low Power/Independent power-down
mode for each SERDES channel
IEEE1149.1 JTAG Support &
boundary scan
Operation over PCB or backplane traces, or
across twisted pair cabling up to 25 m
Point-to-Point, Multi-Point, and Multi-Drop
Support
Pre-Emphasis Control on each LVDS
Channel Link
Extended Features
The following can be implemented into the
programmable logic:
UTOPIA Level 2, 16-bit wide System
interface (up to 50 MHz) with parity support
for ATM applications
UTOPIA Level 3 compatible 8-bit wide
system Interface (up to 100 MHz) with parity
support for ATM applications
CSIX-L1 32-bit switch fabric interface (up to
100 MHz)
Supports Generic 8,16,32-bit
microprocessor bus interface for
configuration, control and status monitoring
Supports Generic 32, 64-bit peripheral bus
interface for bridging functions
Flexible Programmable Logic
2,016 Programmable Logic Cells
536 K System Gates
Muxed architecture; non-volatile technology
Completely customizable for any digital
application
Dual Port SRAM Blocks
36 Dual Port SRAM Blocks
Configurable array sizes (by 2, 4, 9, 18)
< 3 ns access times, FIFO capable of over
300 MHz
Configurable as RAM or FIFO
QL82SD Device Data Sheet
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| QL82SD-PQ208 | 10 High Speed Bus LVDS Serial Links bandwidth up to 5 Gbps |
| QL82SD-PS484 | 10 High Speed Bus LVDS Serial Links bandwidth up to 5 Gbps |
| QL82SD-PT280 | 10 High Speed Bus LVDS Serial Links bandwidth up to 5 Gbps |
| QL82SD | QuickSD ESP Family Programmable High-Speed Serial Interface Devices(QuickSD ESP系列可編程高速串行接口器件) |
| QL81SD | QuickSD ESP Family Programmable High-Speed Serial Interface Devices(QuickSD ESP系列可編程高速串行接口器件) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| QL82SD-PQ208 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:10 High Speed Bus LVDS Serial Links bandwidth up to 5 Gbps |
| QL82SD-PS484 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:10 High Speed Bus LVDS Serial Links bandwidth up to 5 Gbps |
| QL82SD-PT280 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:10 High Speed Bus LVDS Serial Links bandwidth up to 5 Gbps |
| QL8325 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LOW POWER FPGA COMBINING PERFORMANCE DENSITY AND EMBEDED RAM |
| QL8325-8PS484C-5192 | 制造商:QuickLogic Corporation 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。