參數(shù)資料
型號: QL6250E-7PQ208C
廠商: QUICKLOGIC CORP
元件分類: FPGA
英文描述: FPGA, 960 CLBS, 248160 GATES, PQFP208
封裝: 28 X 28 MM, 3.35 MM HEIGHT, MS-028, PLASTIC, QFP-208
文件頁數(shù): 21/64頁
文件大?。?/td> 850K
代理商: QL6250E-7PQ208C
2006 QuickLogic Corporation
Eclipse-E Family Data Sheet Rev. A
28
Figure 31: RAM Module
Table 16: RAM Cell Synchronous Write Timing
Symbol
Parameter
Value
Min
Max
RAM Cell Synchronous Write Timing
t
SWA
WA setup time to WCLK: time the WRITE ADDRESS must be stable before the
active edge of the WRITE CLOCK
0.47 ns
-
tHWA
WA hold time to WCLK: time the WRITE ADDRESS must be stable after the
active edge of the WRITE CLOCK
0 ns
-
tSWD
WD setup time to WCLK: time the WRITE DATA must be stable before the
active edge of the WRITE CLOCK
0.48 ns
-
t
HWD
WD hold time to WCLK: time the WRITE DATA must be stable after the active
edge of the WRITE CLOCK
0 ns
-
tSWE
WE setup time to WCLK: time the WRITE ENABLE must be stable before the
active edge of the WRITE CLOCK
0 ns
-
t
HWE
WE hold time to WCLK: time the WRITE ENABLE must be stable after the
active edge of the WRITE CLOCK
0 ns
-
t
WCRD
WCLK to RD (WA = RA): time between the active WRITE CLOCK edge and
the time when the data is available at RD
-
3.79 ns
WA
WD
WE
WCLK
RE
RCLK
RA
RD
RAM Module
[9:0]
[17:0]
[9:0]
[17:0]
ASYNCRD
相關(guān)PDF資料
PDF描述
QL6250E-7PQ208I FPGA, 960 CLBS, 248160 GATES, PQFP208
QL6250E-7PQ208M FPGA, 960 CLBS, 248160 GATES, PQFP208
QL6250E-7PS484C FPGA, 960 CLBS, 248160 GATES, PBGA484
QL6250E-7PS484I FPGA, 960 CLBS, 248160 GATES, PBGA484
QL6250E-7PS484M FPGA, 960 CLBS, 248160 GATES, PBGA484
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
QL6325PQ208 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC
QL6325PT280 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC
QL63D5SA 制造商:未知廠家 制造商全稱:未知廠家 功能描述:InGaAlP Laser Diode
QL63F5SA 制造商:未知廠家 制造商全稱:未知廠家 功能描述:InGaAlP Laser Diode
QL63H5S-A 制造商:ROITHNER 制造商全稱:ROITHNER 功能描述:INGaAIP Laser Diode