參數(shù)資料
型號(hào)： QL5810-66CPTN196I
廠商： QUICKLOGIC CORP
元件分類(lèi)： 總線控制器
英文描述： PCI BUS CONTROLLER, PBGA196
封裝： 12 X 12 MM, 1.20 MM HEIGHT, 0.80 MM PITCH, LEAD FREE, PLASTIC, MO-216C, TFBGA-196
文件頁(yè)數(shù)： 5/80頁(yè)
文件大?。?/td> 1125K
代理商： QL5810-66CPTN196I
2006 QuickLogic Corporation
QL58x0 Enhanced QuickPCI Target Family Data Sheet Rev. L
13
Phase Locked Loop (PLL) Information
Instead of requiring extra components, designers simply need to instantiate one of the pre-configured models
(described in this section). The QuickLogic built-in PLLs support a wider range of frequencies than many other
PLLs. These PLLs also have the ability to support different ranges of frequency multiplications or divisions,
driving the device at a faster or slower rate than the incoming clock frequency. When PLLs are cascaded, the
clock signal must be routed off-chip through the PLLPAD_OUT pin prior to routing into another PLL; internal
routing cannot be used for cascading PLLs.
Figure 7 illustrates a QuickLogic PLL.
Figure 7: PLL Block Diagram
Fin represents a very stable high-frequency input clock and produces an accurate signal reference. This signal
can either bypass the PLL entirely, thus entering the clock tree directly, or it can pass through the PLL itself.
Within the PLL, a voltage-controlled oscillator (VCO) is added to the circuit. The external F
in signal and the
local VCO form a control loop. The VCO is multiplied or divided down to the reference frequency, so that a
phase detector (the crossed circle in Figure 7) can compare the two signals. If the phases of the external and
local signals are not within the tolerance required, the phase detector sends a signal through the charge pump
and loop filter (Figure 7). The charge pump generates an error voltage to bring the VCO back into alignment,
and the loop filter removes any high frequency noise before the error voltage enters the VCO. This new VCO
signal enters the clock tree to drive the chip's circuitry.
F
out represents the clock signal emerging from the output pad (the output signal PLLPAD_OUT is explained
in Table 11). The PLL always drives the PLLPAD_OUT signal, regardless of whether the PLL is configured
for on-chip use. The PLLPAD_OUT will not oscillate if PLL_RESET is asserted, or if the PLL is powered down.
Most QuickLogic products contain four PLLs. The PLL presented in Figure 7 controls the clock tree in the
fourth quadrant of its FPGA. QuickLogic PLLs compensate for the additional delay created by the clock tree
itself, as previously noted, by subtracting the clock tree delay through the feedback path.
vco
Filter
FIN
FOUT
+
-
1st Quadrant
2nd Quadrant
3rd Quadrant
4th Quadrant
Clock
Tree
Frequency Divide
Frequency Multiply
1
._.
2
._.
4
._.
4
._.
2
._.
1
.._
PLL Bypass
相關(guān)PDF資料
PDF描述
QL5820-33BPTN196C PCI BUS CONTROLLER, PBGA196
QL5842-33BPSN484M PCI BUS CONTROLLER, PBGA484
QT83C154XXX-L 8-BIT, MROM, 6 MHz, MICROCONTROLLER, PQFP44
QC87C251SQ 8-BIT, UVPROM, 12 MHz, MICROCONTROLLER, CDIP40
QR80C51XXX:R 8-BIT, MROM, 12 MHz, MICROCONTROLLER, CQCC44
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
QL5822-33BPTN280C-5695 制造商:QuickLogic Corporation 功能描述:
QL62506PB516C 制造商:QUICK LOG 功能描述:New
QL6325PQ208 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:ASIC
QL6325PT280 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:ASIC
QL63D5SA 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:InGaAlP Laser Diode
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*